IP Library Granted Patent US 11,314,549
Granted Patent B2
US 11,314,549 · App. 16/407,933 · Granted Apr 26, 2022

Parallel process apparatus and parallel process program product product for parallelizing multiple processes in accordance with multiple process requests

Inventors: Sho Nakamura (Kariya, JP); Yuzo Harata (Kariya, JP); Kazuaki Hayakawa (Kariya, JP); Tatsuya Sato (Kariya, JP); Yasuo Morita (Kariya, JP)
Assignee: DENSO CORPORATION
G06F9/4881B60R16/023G06F9/52G06F13/4204H04L67/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,314,549
App. No.
16/407,933
Granted
Apr 26, 2022
Kind
B2
Abstract

A parallel process apparatus connecting electronic controllers via buses includes: a process request acceptance section that accepts process requests to the electronic controllers; and a process execution section that, while multiple process requests are simultaneously accepted, arbitrates the multiple process requests being accepted, and parallelizes multiple processes in accordance with the multiple process requests.

Claims (61)

1. A parallel process apparatus connecting electronic controllers via buses, the parallel process apparatus comprising:

a computer;

a memory coupled to the computer and storing program instructions that when executed by the computer cause the computer to at least:

accept a plurality of process requests to an electronic controller of the electronic controllers, the plurality of process requests including a first process request requesting execution of a first application and a second process request requesting execution of a second application; and

arbitrate the first process request and the second process request, the second process request being accepted at a later time than the first process request during execution of a first process in accordance with the first process request, and the first process being executed by the electronic controller that accepts the first process request;

transmit, to the electronic controller, a signal of the second process request to parallelize the first process in accordance with the first process request and the second process in accordance with the second process request, in a term from a time of transmitting, to the electronic controller, a signal of the first process request to a time of receiving a response signal of the first process request from the electronic controller that accepted the first process request; and

receive, from the electronic controller, the response signal of the first process request and a response signal of the second process request to parallelize the first process in accordance with the first process request and the second process in accordance with the second process request.

2. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to accept the process request of an application to the electronic controller, an application transmitting data; and

parallelize the plurality of processes in accordance with the plurality of process requests and a process of acquiring the data from an outside.

3. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

arbitrate the plurality of process requests based on at least one of data regarding to a priority of the accepted process request, data regarding to a state of the bus, or data regarding to a state of the electronic controller.

4. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

adjust a schedule of the plurality of processes, and

parallelize the plurality of processes according to the schedule that is adjusted.

5. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

adjust a bus load, and

parallelize the plurality of processes according to the bus load that is adjusted.

6. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

determine progress states of the plurality of processes, and

parallelize the plurality of processes while monitoring the progress state that is determined.

7. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

determine session states of the plurality of processes,

and parallelize the plurality of processes while monitoring the session state that is determined.

8. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

simultaneously accept the plurality of process requests to an identical electronic controller, and

parallelize the plurality of processes in accordance with the plurality of process requests to the identical electronic controller.

9. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

simultaneously accept the plurality of process requests to the plurality of electronic controllers connected with an identical bus, and

parallelize the plurality of processes in accordance with the plurality of process requests to the plurality of electronic controllers.

10. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

simultaneously accept the plurality of process requests to the plurality of electronic controllers connected with different buses, and

parallelize the plurality of processes in accordance with the plurality of process requests to the plurality of electronic controllers.

11. The parallel process apparatus according to claim 1 , wherein:

the computer is caused to

accept the process request of a key management application, and

parallelize a plurality of key distribution processes to the plurality of electronic controllers.

12. A computer-readable non-transitory storage medium storing a parallel process program configured to cause a parallel process apparatus that connects electronic controllers via buses to execute:

a process request acceptance procedure that accepts a plurality of process requests to an electronic controller, the plurality of process requests including a first process request requesting execution of a first application and a second process request requesting execution of a second application;

an arbitration procedure that arbitrates the first process request and the second process request, the second process request being accepted at a later time than the first process request during execution of a first process in accordance with the first process request, and the first process being executed by the electronic controller that accepts the first process request; and

a parallel process procedure that

transmits, to the electronic controller, a signal of the second process request to parallelize the first process in accordance with the first process request and the second process in accordance with the second process request, in a term from a time of transmitting, to the electronic controller, a signal of a first process request to a time of receiving a response signal of the first process request from the electronic controller that accepted the first process request;

receives, from the electronic controller, the response signal of the first process request and a response signal of the second process request to parallelize the first process in accordance with the first process request and the second process in accordance with the second process request.

13. A parallel process apparatus comprising:

a processer

connected with a memory via a bus and

configured to execute an application;

an electronic control unit (ECU) that is connected with the processer via the bus; and

a memory storing the application configured to

accept a plurality of process requests to the ECU, the plurality of process requests including a first process request requesting execution of a first application and a second process request requesting execution of a second application,

arbitrate the first process request and the second process request, the second process request being accepted at a later time than the first process request during execution of a first process in accordance with the first process request, and the first process being executed by the ECU that accepts the first process request,

transmit, to the ECU, a signal of the second process request to parallelize the first process in accordance with the first process request and the second process in accordance with the second process request, in a term from a time of transmitting, to the ECU, a signal of the first process request to a time of receiving a response signal of the first process request from the ECU that accepted the first process request, and

receive, from the ECU, the response signal of the first process request and a response signal of the second process request to parallelize the first process in accordance with the first process request and the second process in accordance with the second process request.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2019
From: NAKAMURA, SHO; HARATA, YUZO; HAYAKAWA, KAZUAKI; SATO, TATSUYA; MORITA, YASUO
To: DENSO CORPORATION
Reel/Frame 049131/0968 →
Priority Claims (2)
JP JP2016-228959 · Nov 25, 2016 · national
JP JP2017-103606 · May 25, 2017 · national
Continuity (2)
Continuation PCTJP2017031399 · Aug 31, 2017
Related Publication 20190266017A1 · Aug 29, 2019