IP Library Granted Patent US 11,348,984
Granted Patent B2
US 11,348,984 · App. 17/215,259 · Granted May 31, 2022

Pixel having an organic light emitting diode and method of fabricating the pixel

Inventors: Denis Striakhilev (Waterloo, CA); Arokia Nathan (Cambridge, GB); Yuri Vygranenko (Waterloo, CA); Sheng Tao (Waterloo, CA)
Assignee: Ignis Innovation Inc.
H01L27/3248H01L27/3246H01L27/3258H01L27/3262H01L27/3272H01L27/3276H01L51/5234H01L51/56H01L27/124H01L27/1248H01L2227/323H01L2251/5315
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,348,984
App. No.
17/215,259
Granted
May 31, 2022
Kind
B2
Abstract

A pixel having an organic light emitting diode (OLED) and method for fabricating the pixel is provided. A planarization dielectric layer is provided between a thin-film transistor (TFT) based backplane and OLED layers. A through via between the TFT backplane and the OLED layers forms a sidewall angle of less than 90 degrees to the TFT backplane. The via area and edges of an OLED bottom electrode pattern may be covered with a dielectric cap.

Claims (40)

1. A pixel comprising:

an organic light emitting diode (OLED) device for emitting light, the OLED device having a first electrode, one or more OLED layers, and a second electrode;

a backplane for electrically driving the OLED device; and

a dielectric layer deposited on said first electrode, between the first electrode and the one or more OLED layers and covering all the edges of said first electrode.

2. The pixel as claimed in claim 1 , further comprising:

a planarization dielectric layer provided between the backplane and the first electrode so as to planarize the vertical profile on the backplane, said planarization dielectric layer being in direct contact with both said backplane and said first electrode; and

a via in said planarization dielectric layer to provide a communication path between said backplane and said OLED device,

wherein the sidewall of said via in the planarization layer is sloped against the backplane, and wherein said dielectric layer covers said via.

3. The pixel as claimed in claim 2 , wherein said dielectric layer is patterned such that it insulates the OLED layers from the first electrode at all edges of the first electrode and in and around the via, while leaving the rest of the first electrode in direct contact with the OLED layers.

4. The pixel as claimed in claim 2 , further comprising continuous sidewall coverage by pixel electrode material in the via profile in the planarization dielectric layer.

5. The pixel as claimed in claim 2 , wherein the planarization dielectric layer includes photosensitive benzocylobutene (BCB), the slope of the via being adjusted by the exposure time of the photosensitive BCB.

6. The pixel as claimed in claim 1 , wherein the backplane comprises a thin-film transistor (TFT) based backplane, the TFT based backplane being vertically integrated with the OLED layers and located below said first electrode to form a top-emitting OLED, the TFT based backplane comprising source and drain nodes, and further includes:

a substrate;

an interlayer dielectric layer on the source and drain nodes; and

an interconnection plate patterned on a via of the interlayer dielectric layer and being connected to the source or drain node, for said driving the OLED device.

7. The pixel as claimed in claim 6 , further comprising:

a planarization dielectric layer provided between the TFT based backplane and the first electrode; and

a shield electrode disposed between the planarization dielectric layer and the interlayer dielectric layer, which is located separately from the interconnection plate.

8. The pixel as claimed in claim 1 , wherein said dielectric layer is patterned such that it insulates the OLED layers from the first electrode at all edges of the first electrode while leaving at least one portion of the first electrode in direct contact with the OLED layers.

9. The pixel as claimed in claim 8 , wherein said dielectric layer includes polymer dielectric or inorganic insulator.

10. The pixel as claimed in claim 8 , wherein a material of said dielectric layer includes at least one of BCB, polyimide, polymer dielectric, silicon nitride, and a thin film inorganic.

11. The pixel as claimed in claim 1 , wherein said dielectric layer is patterned to avoid breakage of the second electrode at the pixel edges formed by the edges of the first electrode.

12. The pixel as claimed in claim 11 , wherein said dielectric layer includes polymer dielectric or inorganic insulator.

13. The pixel as claimed in claim 11 , wherein a material of said dielectric layer includes at least one of BCB, polyimide, polymer dielectric, silicon nitride, and a thin film inorganic.

14. The pixel as claimed in claim 1 , further comprising:

a planarization dielectric layer provided between the backplane and the first electrode; and

a shield electrode formed over a thin-film transistor (TFT) formed within the backplane.

15. A method of fabricating a pixel, the pixel having an organic light emitting diode (OLED) device having a first electrode, one or more OLED layers on the first electrode, and a second electrode, the pixel including a backplane for electrically driving the OLED device and a substrate, the method comprising the steps of:

providing the backplane on said substrate;

depositing said first electrode above said backplane; and

depositing a dielectric layer on said first electrode and covering all the edges of said first electrode.

16. A method as claimed in claim 15 , further comprising:

providing a dielectric layer on the backplane, including the step of planarizing a vertical profile in the dielectric layer so as to planarize the vertical profile on the substrate with the backplane, said planarized dielectric layer being in direct contact with said backplane; and

forming a via in said planarization dielectric layer to provide a communication path between said backplane and said OLED device, such that the sidewall of the via in the planarization layer is sloped against the backplane,

wherein depositing said first electrode above said backplane includes depositing said first electrode directly on top of said planarized dielectric layer and extending through said via into direct contact with said backplane and wherein said depositing the dielectric layer on said first electrode comprises patterning the dielectric layer in such a way that it covers the via.

17. A method as claimed in claim 16 , wherein said depositing said dielectric layer between the first electrode and the OLED layers, comprises patterning the dielectric layer in such a way that it insulates the OLED layers from the first electrode at all edges of the first electrode and in and around the via while leaving the rest of the first electrode in direct contact with the OLED layers.

18. A method as claimed in claim 16 , wherein the planarization dielectric layer is provided including photosensitive benzocylobutene (BCB), further comprising the step of adjusting the exposure time of the photosensitive BCB such that the sidewall of the via in the planarization layer is sloped against the backplane.

19. A method as claimed in claim 16 , further comprising the step of providing continuous sidewall coverage by pixel electrode material in the via profile in the planarization dielectric layer.

20. A method as claimed in claim 15 , wherein said depositing said dielectric layer between the first electrode and the OLED layers, comprises patterning the dielectric layer in such a way that it insulates the OLED layers from the first electrode at all edges of the first electrode while leaving at least one portion of the first electrode in direct contact with the OLED layers.

21. A method as claimed in claim 15 , wherein depositing said dielectric layer between the first electrode and the OLED layers, comprises patterning the dielectric layer in such a way that it avoids breakage of the second electrode at the pixel edges formed by the edges of the first electrode.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: IGNIS INNOVATION INC.
To: IGNIS INNOVATION INC.
Reel/Frame 063706/0406 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2021
From: STRIAKHILEV, DENIS; NATHAN, AROKIA; VYGRANENKO, YURI; TAO, SHENG
To: IGNIS INNOVATION INC.
Reel/Frame 055750/0351 →
Priority Claims (1)
CA CA 2419704 · Feb 24, 2003 · national
Continuity (6)
Continuation 16553423 · Aug 28, 2019
Continuation 16193702 · Nov 16, 2018
Continuation 15403313 · Jan 11, 2017
Continuation 13112654 · May 20, 2011
Continuation 10546695
Related Publication 20210217832A1 · Jul 15, 2021