IP Library Granted Patent US 11,417,721
Granted Patent B2
US 11,417,721 · App. 16/984,454 · Granted Aug 16, 2022

Display device

Inventor: Kenta Kajiyama (Tokyo, JP)
Assignee: Japan Display Inc.
H01L27/3276G02F1/136286
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,417,721
App. No.
16/984,454
Granted
Aug 16, 2022
Kind
B2
Abstract

A display device includes: a second wiring layer on the first insulating film, the second wiring layer overlapping with a part of the first pad portion, the second wiring layer including a second pad portion not overlapping with the first line portion; an etching-stop layer overlapping with at least a boundary between the first pad portion and the first line portion; a second insulating film covering the second wiring layer, the second insulating film having a contact hole, the contact hole including a first area where the second insulating film, the first insulating film, and the first pad portion are penetrated, the contact hole including a second area where the second insulating film is penetrated and the second pad portion is a bottom; and a third wiring layer inside the contact hole, the third wiring layer connected to the first pad portion and the second pad portion.

Claims (24)

1. A display device comprising:

a first wiring layer including a first pad portion and a first line portion connected to the first pad portion;

a first insulating film covering the first wiring layer;

a second wiring layer on the first insulating film, the second wiring layer overlapping with a part of the first pad portion in a plan view, the second wiring layer including a second pad portion not overlapping with the first line portion in the plan view;

an etching-stop layer overlapping with at least a boundary between the first pad portion and the first line portion in the plan view;

a second insulating film covering the second wiring layer, the second insulating film having a contact hole, the contact hole including a first area where the second insulating film, the first insulating film, and the first pad portion are penetrated, the contact hole including a second area where the second insulating film is penetrated and the second pad portion is a bottom; and

a third wiring layer inside the contact hole, the third wiring layer connected to the first pad portion and the second pad portion.

2. The display device according to claim 1 , wherein the contact hole includes a third area where the etching-stop layer is a bottom.

3. The display device according to claim 1 , wherein the second pad portion and the etching-stop layer are of the same layer.

4. The display device according to claim 1 , wherein the second pad portion and the etching-stop layer are separated.

5. The display device according to claim 1 , wherein the second pad portion and the etching-stop layer are integrated.

6. The display device according to claim 1 , wherein the first wiring layer is made from polycrystalline silicon.

7. The display device according to claim 1 , wherein the first wiring layer, the second wiring layer, and the third wiring layer constitute a pixel circuit.

8. The display device according to claim 7 , wherein

the pixel circuit includes a first thin film transistor and a second thin film transistor, and

the first thin film transistor and the second thin film transistor are connected to each other through the third wiring layer inside the contact hole.

9. The display device according to claim 8 , wherein the first thin film transistor is a sampling thin film transistor, with the first pad portion and the first line portion, including a source electrode and a drain electrode, one of which is connected to a video signal line, and another of which is connected to the second thin film transistor.

10. The display device according to claim 8 , wherein the second thin film transistor is a driving thin film transistor, with the second pad portion, including a gate electrode connected to the first thin film transistor, the driving thin film transistor including a source electrode and a drain electrode, one of which is connected to a light-emitting element.

11. The display device according to claim 8 , wherein

the pixel circuit includes a capacitor connected between the first thin film transistor and the second thin film transistor, and

the second pad portion constitutes a part of the capacitor.

12. The display device according to claim 1 , further comprising a plurality of pixel circuits, wherein

the contact hole encompasses the boundary between the first pad portion and the first line portion in the plan view in at least one of the plurality of pixel circuit, and

an outer edge of the third wiring layer is inwardly away from an inner edge of the contact hole, which overlaps with the first line portion in the plan view.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2020
From: KAJIYAMA, KENTA
To: JAPAN DISPLAY INC.
Reel/Frame 053394/0239 →
Priority Claims (1)
JP JP2018-020276 · Feb 7, 2018 · national
Continuity (2)
Continuation PCTJP2018041024 · Nov 5, 2018
Related Publication 20200365679A1 · Nov 19, 2020