IP Library Granted Patent US 11,468,809
Granted Patent B2
US 11,468,809 · App. 14/591,354 · Granted Oct 11, 2022

Low-flicker variable refresh rate display

Inventors: Hyunwoo Nho (Palo Alto, CA); Wei Chen (Palo Alto, CA); Wei H Yao (Palo Alto, CA); Yafei Bi (Palo Alto, CA)
Assignee: Apple Inc.
G09G3/20G09G2310/027G09G2310/08G09G2320/0247G09G2320/0626G09G2320/0673G09G2320/103G09G2330/021G09G2340/0435
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,468,809
App. No.
14/591,354
Granted
Oct 11, 2022
Kind
B2
Abstract

An electronic device may have a variable refresh rate display. Static content may be displayed on the display at a lower refresh rate than moving content to conserve power. The display may include an array of pixels. Display driver circuitry in the display may load image data into rows of the pixels. The display driver circuitry may have digital-to-analog converter circuitry that supplies data signals to the array. The display driver circuitry may respond to a variable refresh rate control signal that is asserted and deasserted depending on whether static or moving image content is to be displayed. The display driver circuitry may use the digital-to-analog converter circuitry to apply a time-varying scaling factor to the image data. The magnitude of the scaling factor may be adjusted during transitions between refresh rates to help suppress luminance variations that might otherwise result in flickering on the display.

Claims (30)

1. A display, comprising:

display driver circuitry that is operable to receive image data for first and second different images and that comprises digital-to-analog converter circuitry; and

an array of pixels coupled to the display driver circuitry using a plurality of data lines and operable to display the first image at a first refresh rate and to subsequently display the second image at a second refresh rate that is different from the first refresh rate, wherein the display driver circuitry is operable to apply a time-varying scaling factor to the image data for the first and second images to reduce a flickering associated with a transition from the first refresh rate to the second refresh rate, wherein the display driver circuitry is operable to load the image data for the first and second images applied with the time-varying scaling factor into the array of pixels using the plurality of data lines, wherein the time-varying scaling factor is at a first level before the transition from the first refresh rate to the second refresh rate and is at a second level after the transition from the first refresh rate to the second refresh rate, and wherein the first level is different from the second level.

2. The display defined in claim 1 wherein the second refresh rate is lower than the first refresh rate, wherein the digital-to-analog converter circuitry is operable to apply the time-varying scaling factor at the first level to the image data for the first image, and wherein the digital-to-analog converter circuitry is operable to apply the time-varying scaling factor at the second level to the image data for the second image.

3. The display defined in claim 2 wherein the second level is smaller than the first level.

4. The display defined in claim 3 wherein the digital-to-analog converter circuitry is operable to apply the time-varying scaling factor at a third level that is different from the first level and different from the second level to image data for a third image during an additional transition from the second refresh rate back to the first refresh rate, and wherein the array of pixels is operable to display the third image at the first refresh rate.

5. The display defined in claim 4 wherein the third level is greater than the first level.

6. The display defined in claim 5 wherein the digital-to-analog converter circuitry is operable to apply the time-varying scaling factor at the first level to image data for a fourth image after applying the time-varying scaling factor at the third level to the image data for the third image during the additional transition from the second refresh rate back to the first refresh rate, wherein the array of pixels is operable to display the fourth image at the first refresh rate.

7. The display defined in claim 1 , wherein the pixels in the array of pixels each comprises an organic light-emitting diode (OLED).

8. The display defined in claim 1 , wherein the pixels in the array of pixels each comprises a light-emitting diode.

9. The display defined in claim 1 , wherein the digital-to-analog converter circuitry comprises gamma block circuitry.

10. The display defined in claim 1 , wherein the digital-to-analog converter circuitry is configured to apply the time-varying scaling factor to the image data for the first and second images by multiplying the image data by the time-varying scaling factor.

11. The display defined in claim 1 wherein the pixels in the array of pixels each comprises a drive transistor having a gate terminal selectively coupled to a corresponding data line in the plurality of data lines, and wherein display driver circuitry is operable to provide the image data for the first and second images applied with the time-varying scaling factor to the gate terminals of the pixels in the array of pixels.

12. The display defined in claim 1 wherein the pixels in the array of pixels each comprises a storage capacitor selectively coupled to a corresponding data line in the plurality of data lines, and wherein the storage capacitors of the pixels in the array of pixels are configured to store the image data for the first and second images applied with the time-varying scaling factor.

13. The display defined in claim 1 wherein the first level is associated with a first scaling factor value and the second level is associated with a second scaling factor value.

14. The display defined in claim 13 wherein a given pixel in the array of pixels includes a storage capacitor, and wherein the storage capacitor is configured to store the image data for the first image applied with the time-varying scaling factor having the first scaling factor value for displaying the first image at the first refresh rate and is configured to store the image data for the second image applied with the time-varying scaling factor having the second scaling factor value for displaying the second image at the second refresh rate.

15. A method of operating a display, the method comprising:

with display driver circuitry, receiving image data for first and second different images, wherein the display driver circuitry includes digital-to-analog converter circuitry and wherein an array of pixels is coupled to the display driver circuitry using a plurality of data lines;

with the array of pixels, displaying the first image at a first refresh rate;

with the array of pixels, displaying the second image at a second refresh rate that is different than the first refresh rate after displaying the first image at the first refresh rate;

with the display driver circuitry, applying a time-varying scaling factor to the image data for the first and second images to reduce a flickering associated with a transition from the first refresh rate to the second refresh rate, wherein the time varying scaling factor is at a first level before the transition from the first refresh rate to the second refresh rate and is at a second level after the transition from the first refresh rate to the second refresh rate, and wherein the first level is different from the second level; and

with the display driver circuitry, loading the image data for the first and second images applied with the time-varying scaling factor into the array of pixels using the plurality of data lines.

16. The method defined in claim 15 , wherein the pixels in the array of pixels each comprises a drive transistor having a gate terminal selected coupled to a corresponding data line in the plurality of data lines, the method further comprising:

with the display driver circuitry, providing the image data for the first and second images applied with the time varying scaling factor to the gate terminals of the pixels in the array of pixels.

17. The method defined in claim 15 , wherein the pixels in the array of pixels each comprises a storage capacitor selectively coupled to a corresponding data line in the plurality of data lines, the method further comprising:

using the storage capacitors of the pixels in the array of pixels, storing the image data for the first and second images applied with the time-varying scaling factor.

18. The method defined in claim 15 , wherein the first level is associated with a first scaling factor value and the second level is associated with a second scaling factor value.

19. The method defined in claim 18 , wherein a given pixel in the array of pixels includes a storage capacitor, the method comprising:

using the storage capacitor, storing the image data for the first image applied with the time-varying scaling factor having the first scaling factor value for displaying the first image at the first refresh rate; and

using the storage capacitor, storing the image data for the second image applied with the time-varying scaling factor having the second scaling factor value for displaying the second image at the second refresh rate.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE FOURTH INVENTOR'S NAME PREVIOUSLY RECORDED AT REEL: 034656 FRAME: 0088. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2015
From: NHO, HYUNWOO; CHEN, WEI; YAO, WEI H.; BI, YAFEI
To: APPLE INC.
Reel/Frame 035071/0159 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2015
From: NHO, HYUNWOO; CHEN, WEI; YAO, WEI; BI, YAFEI
To: APPLE INC.
Reel/Frame 034656/0088 →
Continuity (1)
Related Publication 20160196802A1 · Jul 7, 2016