IP Library Granted Patent US 11,502,003
Granted Patent B2
US 11,502,003 · App. 16/632,673 · Granted Nov 15, 2022

Image processing method

Inventors: Koji Kusunoki (Isehara, JP); Kazunori Watanabe (Machida, JP); Susumu Kawashima (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L21/8232G06F3/1446G09G5/026G09G5/391G09G5/399H01L27/088H04N5/23232
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,502,003
App. No.
16/632,673
Granted
Nov 15, 2022
Kind
B2
Abstract

A novel image processing method is provided. In a display device in which a video signal is individually supplied to a screen divided into two, the entire screen is subjected to up-conversion processing after being divided, and another up-conversion processing is performed for a boundary portion of the screen divided into two. The divided up-conversion processing for the entire screen and the up-conversion processing for the boundary portion are performed in parallel with the use of a plurality of arithmetic units. The divided up-conversion processing for the entire screen and the up-conversion processing for the boundary portion can be performed using different algorithms.

Claims (34)

1. An image processing method for generating image data to be displayed on a display device,

wherein the display device comprises a display unit comprising a plurality of pixels, a scan line driver circuit, a first signal line driver circuit, and a second signal line driver circuit,

wherein the display unit comprises a first display region and a second display region,

wherein the display unit comprises a boundary region comprising a part of the first display region and a part of the second display region,

wherein the first signal line driver circuit is configured to supply a signal to the first display region,

wherein the second signal line driver circuit is configured to supply a signal to the second display region, and

wherein the image processing method comprising:

a first step of dividing first image data into n for generating n (n is an even number greater than or equal to 2) second image data;

a second step of generating third image data corresponding to the boundary region;

a third step of increasing resolution of each of the n second image data for generating n fourth image data;

a fourth step of increasing resolution of the third image data for generating fifth image data; and

a fifth step of generating sixth image data using the n fourth image data and the fifth image data,

wherein the first step and the second step are performed in parallel.

2. The image processing method according to claim 1 ,

wherein the display device comprises a plurality of arithmetic units, and

wherein the first step and the second step are performed using different arithmetic units.

3. The image processing method according to claim 1 ,

wherein resolution of the fourth image data is higher than resolution of the second image data.

4. The image processing method according to claim 1 ,

wherein the third step is performed by a Rapid and Accurate Image Super-Resolution method, an Anchored Neighborhood Regression method, or an Adjusted Anchored Neighbor Regression method, or using a neural network.

5. The image processing method according to claim 1 ,

wherein the fourth step is performed using a neural network.

6. The image processing method according to claim 1 ,

wherein the display device is provided with n+1 or more arithmetic units so that the n fourth image data and the fifth image data are generated using different arithmetic units.

7. The image processing method according to claim 1 ,

wherein the pixel comprises a transistor, and

wherein the transistor comprises amorphous silicon in a semiconductor layer.

8. The image processing method according to claim 1 ,

wherein the pixel comprises a transistor, and

wherein the transistor comprises a metal oxide in a semiconductor layer.

9. The image processing method according to claim 1 ,

wherein a screen size of the display unit is 30 inches diagonal or more.

10. The image processing method according to claim 1 ,

wherein resolution of the sixth image data is 8K or more.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 21, 2020
From: KUSUNOKI, KOJI; WATANABE, KAZUNORI; KAWASHIMA, SUSUMU
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 051574/0974 →
Priority Claims (1)
JP JP2017-161057 · Aug 24, 2017 · national
Continuity (1)
Related Publication 20210098300A1 · Apr 1, 2021