IP Library Granted Patent US 11,521,990
Granted Patent B2
US 11,521,990 · App. 17/336,620 · Granted Dec 6, 2022

Display device

Inventors: Isao Suzumura (Tokyo, JP); Kazufumi Watabe (Tokyo, JP); Yoshinori Ishii (Tokyo, JP); Hidekazu Miyake (Tokyo, JP); Yohei Yamaguchi (Tokyo, JP)
Assignee: Japan Display Inc.
H01L27/1225G02F1/1368G02F1/13306G02F1/136209H01L27/1251H01L27/1259H01L29/24H01L29/41733H01L29/42384H01L29/4908H01L29/517H01L29/7869H01L29/78633H01L29/78675G02F1/13685G02F2202/10G02F2202/104H01L27/3262
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,521,990
App. No.
17/336,620
Granted
Dec 6, 2022
Kind
B2
Abstract

The object of the present invention is to make it possible to form an LTPS TFT and an oxide semiconductor TFT on the same substrate. A display device includes a substrate having a display region in which pixels are formed. The pixel includes a first TFT using an oxide semiconductor 109 . An oxide film 110 as an insulating material is formed on the oxide semiconductor 109 . A gate electrode 111 is formed on the oxide film 110 . A first electrode 115 is connected to a drain of the first. TFT via a first through hole formed in the oxide film 110 . A second electrode 116 is connected to a source of the first TFT via a second through hole formed in the oxide film 110.

Claims (31)

1. A display device comprising;

a substrate having a display region in which pixels are formed and peripheral region in which a drive circuit is formed,

a first TFT having an oxide semiconductor, and

a second TFT having a silicon semiconductor,

wherein

a first gate electrode of the first TFT is arranged above the oxide semiconductor,

a first insulating film is arranged between the oxide semiconductor and the first gate electrode,

a passivation film is formed on the first gate electrode and the first insulating film,

a first electrode is connected to a drain of the first TFT via a first through hole formed in the first insulating film and the passivation film,

a second electrode is connected to a source of the first TFT via a second through hole formed in the first insulating film and the passivation film,

each of the pixels includes the first TFT having the oxide semiconductor,

the first insulating film includes a first gate insulating film and a second gate insulating film,

the second TFT is arranged below the first TFT in a cross sectional view,

an interlayer insulation film is formed between the first TFT and the second TFT,

the second TFT has a second gate electrode and a second insulating film,

the drive circuit includes the second TFT having the silicon semiconductor, and

a metal film under the first TFT is formed on a same layer where the second gate electrode of the second TFT is formed.

2. The display device according to claim 1 , wherein the silicon semiconductor of the second TFT is polysilicon.

3. The display device according to claim 1 , wherein a thickness of the first insulating film is 5 to 50 nm.

4. The display device according to claim 1 , wherein the interlayer insulation film includes a first interlayer insulation film and a second interlayer insulation film.

5. The display device according to claim 1 , wherein the display region further includes another TFT having another silicon semiconductor.

6. The display device according to claim 1 , wherein the first insulating film is AlOx.

7. The display device according to claim 1 , wherein the first insulating film is formed of multiple layers of AlOx.

8. The display device according to claim 1 , wherein the display device is a liquid crystal display device.

9. The display device according to claim 1 , wherein the display device is an organic EL display device.

10. The display device according to claim 1 , wherein

the second insulating film is formed on the silicon semiconductor,

the second gate electrode of the second TFT is formed on the second insulating film,

the silicon semiconductor is formed between the second insulating film and the substrate.

11. The display device according to claim 1 , wherein the second gate insulation film overlaps the silicon semiconductor.

12. The display device according to claim 1 , wherein the second insulation film overlaps the oxide semiconductor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
Priority Claims (1)
JP 2016-100493 · May 19, 2016 · national
Continuity (4)
Continuation 16743080 · Jan 15, 2020
Continuation 16011725 · Jun 19, 2018
Continuation 15585401 · May 3, 2017
Related Publication 20210288078A1 · Sep 16, 2021