IP Library Granted Patent US 11,652,175
Granted Patent B2
US 11,652,175 · App. 16/633,713 · Granted May 16, 2023

Light reception device and distance measurement module

Inventors: Takuro Murase (Kanagawa, JP); Ryota Watanabe (Kanagawa, JP); Toshifumi Wakano (Kanagawa, JP); Takuya Maruyama (Kanagawa, JP); Yusuke Otake (Kanagawa, JP); Tsutomu Imoto (Kanagawa, JP); Yuji Isogai (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H01L31/02019G01S7/4863H01L27/14603H01L27/14627H01L31/02164H01L31/101
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,652,175
App. No.
16/633,713
Granted
May 16, 2023
Kind
B2
Abstract

The present technology relates to a light reception device and a distance measurement module whose characteristic can be improved. The light reception device includes an on-chip lens, a wiring layer, and a semiconductor layer arranged between the on-chip lens and the wiring layer. The semiconductor layer includes a first tap having a first voltage application portion and a first charge detection portion arranged around the first voltage application portion, and a second tap having a second voltage application portion and a second charge detection portion arranged around the second voltage application portion. Furthermore, the light reception device is configured such that a phase difference is detected using signals detected by the first tap and the second tap. The present technology can be applied, for example, to a light reception device that generates distance information, for example, by a ToF method, and so forth.

Claims (29)

1. A light reception device, comprising:

an on-chip lens;

a wiring layer;

a semiconductor layer arranged between the on-chip lens and the wiring layer, wherein

the semiconductor layer includes:

a first tap having a first voltage application portion and a first charge detection portion arranged around the first voltage application portion, and

a second tap having a second voltage application portion and a second charge detection portion arranged around the second voltage application portion, and

wherein a phase difference is detected using signals detected by the first tap and the second tap; and

a driving section configured to supply positive voltages to both the first voltage application portion and the second voltage application portion.

2. The light reception device according to claim 1 , wherein

the wiring layer includes at least one layer that includes a reflection member, and

the reflection member is provided so as to overlap with the first charge detection portion or the second charge detection portion as viewed in plan.

3. The light reception device according to claim 1 , wherein

the wiring layer includes at least one layer that includes a shading member, and

the shading member is provided so as to overlap with the first charge detection portion or the second charge detection portion as viewed in plan.

4. The light reception device according to claim 1 , wherein

the on-chip lens is provided in a unit of one pixel.

5. The light reception device according to claim 4 , further comprising:

a phase difference shading film provided between the on-chip lens and the semiconductor layer and configured to shade one side half of a pixel region.

6. The light reception device according to claim 1 , wherein

the on-chip lens is provided in a unit of a plurality of pixels.

7. The light reception device according to claim 6 , further comprising:

a phase difference shading film is provided between the on-chip lens and the semiconductor layer and configured to shade a one side half of the plurality of pixels under the on-chip lens.

8. The light reception device according to claim 1 , wherein

the positive voltages supplied to the first voltage application portion and the second voltage application portion are configured such that a voltage difference is provided towards an outer side of a pixel array section.

9. The light reception device according to claim 1 , wherein

the first and second voltage application portions are configured from first and second P-type semiconductor regions formed in the semiconductor layer, respectively.

10. The light reception device according to claim 1 , wherein

the first and second voltage application portions are configured from first and second transfer transistors formed in the semiconductor layer, respectively.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2020
From: MURASE, TAKURO; WATANABE, RYOTA; WAKANO, TOSHIFUMI; MARUYAMA, TAKUYA; OTAKE, YUSUKE; IMOTO, TSUTOMU; ISOGAI, YUJI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 053238/0951 →
Priority Claims (1)
JP JP2018-135399 · Jul 18, 2018 · national
Continuity (1)
Related Publication 20210135022A1 · May 6, 2021
Cited By (1)
US 12,205,964