IP Library Granted Patent US 11,688,713
Granted Patent B2
US 11,688,713 · App. 17/149,891 · Granted Jun 27, 2023

Additive manufacturing of a frontside or backside interconnect of a semiconductor die

Inventors: Edward Fuergut (Dasing, DE); Irmgard Escher-Poeppel (Duggendorf, DE); Martin Gruber (Schwandorf, DE); Ivan Nikitin (Regensburg, DE); Hans-Joachim Schulze (Taufkirchen, DE)
Assignee: Infineon Technologies Austria AG
H01L24/35H01L24/37H01L21/56H01L23/3107H01L23/485H01L23/495H01L24/03H01L24/04H01L24/05H01L24/06H01L2224/0312H01L2224/03442H01L2224/03502H01L2224/03848H01L2224/0558H01L2224/05575H01L2224/05582H01L2224/06181H01L2224/35848H01L2224/35986H01L2224/37005H01L2224/37011H01L2224/82101H01L2924/1033H01L2924/10272H01L2924/1301H01L2924/13055H01L2924/13091
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,688,713
App. No.
17/149,891
Granted
Jun 27, 2023
Kind
B2
Abstract

A method for fabricating a semiconductor die package includes: providing a semiconductor transistor die, the semiconductor transistor die having a first contact pad on a first lower main face and/or a second contact pad on an upper main face; fabricating a frontside electrical conductor onto the second contact pad and a backside electrical conductor onto the first contact pad; and applying an encapsulant covering the semiconductor die and at least a portion of the electrical conductor, wherein the frontside electrical conductor and/or the backside electrical conductor is fabricated by laser-assisted structuring of a metallic structure.

Claims (29)

1. A method for fabricating a semiconductor die package, the method comprising:

providing a semiconductor transistor die, the semiconductor transistor die comprising a first contact pad on a first lower main face and a second contact pad on an upper main face;

fabricating a frontside electrical conductor onto the second contact pad and also a backside electrical conductor onto the first contact pad; and

applying an encapsulant covering the semiconductor die and at least a portion of the frontside electrical conductor,

wherein the frontside electrical conductor and/or the backside electrical conductor is fabricated by laser-assisted structuring of a metallic structure.

2. The method of claim 1 , wherein fabricating the frontside electrical conductor and/or the backside electrical conductor comprises:

i. depositing a metallic material onto the second contact pad and/or the first contact pad; and

ii. irradiating at least a portion of the metallic material with a laser beam.

3. The method of claim 2 , further comprising:

repeating steps i. and ii. by applying further metallic material onto the fabricated metallic structure and irradiating at least a portion of the further metallic material with the laser beam.

4. The method of claim 2 , wherein the metallic material is deposited in the form of a metallic powder or metallic balls or blocks.

5. The method of claim 1 , wherein before fabricating the electrical conductor, no solder layer is deposited onto the second contact pad and/or the first contact pad.

6. The method of claim 1 , wherein the semiconductor die is one or more of a wide bandgap semiconductor die, a SiC die, or a GaN die.

7. The method of claim 1 , wherein the semiconductor transistor die is a power IGBT die, or a power MOSFET die, or a thyristor die.

8. The method of claim 1 , wherein the encapsulant is applied such that an upper surface of the metallic structure is at least in part not covered by the encapsulant.

9. The method of claim 1 , wherein the semiconductor transistor die comprises one or more further contact pads on the second main face, the method further comprising:

fabricating an electrical conductor on one or more of the one or more further contact pads by laser-assisted structuring of metallic structures.

10. The method of claim 1 , further comprising:

before fabricating the metallic structure, disposing a barrier layer or a barrier layer stack including two or more barrier layers onto the second contact pad and/or the first contact pad.

11. The method of claim 1 , further comprising:

providing a die carrier; and

disposing the semiconductor die onto the die carrier.

12. A method for fabricating a semiconductor die package, the method comprising:

providing a semiconductor transistor die, the semiconductor transistor die comprising a first contact pad on a first lower main face and a second contact pad on an upper main face;

fabricating, by laser-assisted structuring of a metallic structure, a frontside electrical conductor onto the second contact pad; and

applying an encapsulant covering the semiconductor die and at least a portion of the frontside electrical conductor.

13. The method of claim 12 , wherein fabricating the frontside electrical conductor comprises:

i. depositing a metallic material onto the second contact pad; and

ii. irradiating at least a portion of the metallic material with a laser beam.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2021
From: FUERGUT, EDWARD; SCHULZE, HANS-JOACHIM; ESCHER-POEPPEL, IRMGARD; NIKITIN, IVAN; GRUBER, MARTIN
To: INFINEON TECHNOLOGIES AUSTRIA AG
Reel/Frame 055412/0347 →
Priority Claims (1)
EP 20152722 · Jan 20, 2020 · regional
Continuity (1)
Related Publication 20210225798A1 · Jul 22, 2021