IP Library Granted Patent US 11,783,739
Granted Patent B2
US 11,783,739 · App. 17/397,953 · Granted Oct 10, 2023

On-chip testing architecture for display system

Inventors: Hasan Akyol (Mountain View, CA); Xuebei Yang (Fremont, CA); Chung-Lun Edwin Hsu (San Jose, CA); Henry C. Jen (Los Altos, CA); John T. Wetherell (San Jose, CA)
Assignee: Apple Inc.
G09G3/006G09G2310/0275G09G2330/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,783,739
App. No.
17/397,953
Granted
Oct 10, 2023
Kind
B2
Abstract

Embodiments disclosed herein provide systems and methods for testing and repairing various aspects of an electronic display. The electronic display includes a reference array and an active array. The electronic display also includes test circuitry used to test individual or any combination of pixels of the electronic display. Switches may be disposed between the pixels and the test circuitry to be to repair the various components of the electronic display.

Claims (66)

1. An electronic display comprising:

an active array comprising a plurality of pixel circuitries;

a first plurality of source drivers configured to be coupled to a first subset of the plurality of pixel circuitries via first data lines;

a test bus configured to be coupled to the first plurality of source drivers via a plurality of switches; and

test circuitry coupled to the test bus and configured to identify, via an additional source driver configured to sense a voltage from the first plurality of source drivers to the plurality of pixel circuitries, a defective source driver from among the first plurality of source drivers, a defective pixel circuitry from among the plurality of pixel circuitries, or a defective first data line from among the first data lines.

2. The electronic display of claim 1 , comprising:

a plurality of gate drivers coupled to the plurality of pixel circuitries via third data lines, wherein the test circuitry is configured to detect a defective gate driver from among the plurality of gate drivers or a defective third data line from among the third data lines.

3. The electronic display of claim 1 , wherein the additional source driver is configured to be coupled to a second subset of the plurality of pixel circuitries via second data lines, wherein the test bus is coupled to the additional source driver.

4. The electronic display of claim 3 , wherein the active array, the first plurality of source drivers, the additional source driver, the test bus, and the test circuitry are disposed in a single integrated circuit.

5. The electronic display of claim 1 , wherein the active array does not include light emitting diodes (LEDs) during a testing procedure.

6. An electronic device comprising:

a display comprising:

an active array comprising a plurality of pixel circuitries;

a plurality of source drivers coupled to the plurality of pixel circuitries via data lines;

a test bus configured to be coupled to the plurality of source drivers via a first plurality of switches;

an additional source driver configured to sense a voltage from the plurality of source drivers to the plurality of pixel circuitries; and

test circuitry coupled to the test bus and the additional source driver, and configured to identify, via the additional source driver, a defective source driver of the plurality of source drivers, a defective pixel circuitry of the plurality of pixel circuitries, or a defective data line of the data lines.

7. The electronic device of claim 6 , comprising:

a plurality of gate drivers coupled to the plurality of pixel circuitries, wherein the test circuitry is configured to detect a defective gate driver of the plurality of gate drivers or the defective source driver of the plurality of source drivers.

8. The electronic device of claim 6 , wherein the test circuitry is configured to sense a voltage from the plurality of source drivers to the plurality of pixel circuitries.

9. The electronic device of claim 6 , wherein the active array, the plurality of source drivers, the test bus, and the test circuitry are disposed in a single integrated circuit.

10. The electronic device of claim 6 , comprising:

a second plurality of switches configured to couple the plurality of source drivers to data lines, wherein the data lines are coupled to the pixel circuitries.

11. The electronic device of claim 10 , wherein the second plurality of switches is closed during a testing operation of the plurality of source drivers.

12. An electronic display comprising:

an active array comprising a plurality of pixel circuitries;

a first plurality of source drivers configured to be coupled to a first subset of the plurality of pixel circuitries;

a second plurality of source drivers configured to be coupled to a second subset of the plurality of pixel circuitries and function as voltage comparators to compare a voltage of a respective source driver of the first plurality of source drivers and an input voltage;

a test bus configured to be coupled to the first plurality of source drivers and the second plurality of source drivers via a plurality of switches;

a first plurality of switches configured to couple the first plurality of source drivers to the test bus;

a second plurality of switches configured to couple the first plurality of source drivers to the pixel circuitries via first data lines;

a third plurality of switches configured to couple the second plurality of source drivers to the test bus;

a fourth plurality of switches configured to couple the second plurality of source drivers to the pixel circuitries via second data lines; and

test circuitry coupled to the test bus and configured to identify, via a test source driver, a defective source driver of at least one of the first plurality of source drivers and the second plurality of source drivers, a defective pixel circuitry of the plurality of pixel circuitries, a defective first data line of the first data lines, or a defective second data line of the second data lines.

13. The electronic display of claim 12 , wherein, during a testing operation to test the first plurality of source drivers, the second plurality of switches are closed and the fourth plurality of switches are open.

14. The electronic display of claim 12 , wherein the active array, the first plurality of source drivers, the second plurality of source drivers, the test bus, the first plurality of switches, the second plurality of switches, the third plurality of switches, the fourth plurality of switches, and the test circuitry are disposed in a single integrated circuit.

15. An electronic display comprising:

an active array comprising a plurality of pixel circuitries;

a first plurality of source drivers configured to be coupled to a first subset of the plurality of pixel circuitries via first data lines;

a test bus configured to be coupled to the first plurality of source drivers via a plurality of switches; and

test circuitry coupled to the test bus, the test circuitry comprising:

a plurality of first switches configured to be coupled an output of the first plurality of source drivers via the first data lines;

a plurality of second switches configured in a feedback loop to the first plurality of source drivers;

an input line coupled to the first plurality of source drivers and an additional source driver configured to compare an input signal via the input line and the output of the first plurality of source drivers; and

a controller configured to be coupled to an output of the additional source driver.

16. The electronic display of claim 15 , wherein the test circuitry is configured to identify a defective source driver from among the first plurality of source drivers, a defective pixel circuitry from among the plurality of pixel circuitries, or a defective first data line from among the first data lines.

17. An electronic display comprising:

an active array comprising a plurality of pixel circuitries;

a first plurality of source drivers configured to be coupled to a first subset of the plurality of pixel circuitries;

a second plurality of source drivers configured to be coupled to a second subset of the plurality of pixel circuitries;

a test bus configured to be coupled to the first plurality of source drivers and the second plurality of source drivers via a plurality of switches;

a first plurality of switches configured to decouple the first plurality of source drivers from the test bus during a testing operation;

a second plurality of switches configured to couple the first plurality of source drivers to the pixel circuitries via first data lines;

a third plurality of switches configured to couple the second plurality of source drivers to the test bus during the testing operation;

a fourth plurality of switches configured to couple the second plurality of source drivers to the pixel circuitries via second data lines; and

test circuitry coupled to the test bus and configured to identify, a defective source driver of at least one of the first plurality of source drivers and the second plurality of source drivers, a defective pixel circuitry of the plurality of pixel circuitries, a defective first data line of the first data lines, or a defective second data line of the second data lines.

18. An electronic display comprising:

an active array comprising a plurality of pixel circuitries;

a first plurality of source drivers configured to be coupled to a first subset of the plurality of pixel circuitries;

a second plurality of source drivers configured to be coupled to a second subset of the plurality of pixel circuitries;

a test bus configured to be coupled to the first plurality of source drivers and the second plurality of source drivers via a plurality of switches;

a first plurality of switches configured to couple the first plurality of source drivers to the test bus during a testing operation;

a second plurality of switches configured to couple the first plurality of source drivers to the pixel circuitries via first data lines;

a third plurality of switches configured to decouple the second plurality of source drivers from the test bus during the testing operation;

a fourth plurality of switches configured to couple the second plurality of source drivers to the pixel circuitries via second data lines; and

test circuitry coupled to the test bus and configured to identify, a defective source driver of at least one of the first plurality of source drivers and the second plurality of source drivers, a defective pixel circuitry of the plurality of pixel circuitries, a defective first data line of the first data lines, or a defective second data line of the second data lines.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2021
From: AKYOL, HASAN; YANG, XUEBEI; HSU, CHUNG-LUN EDWIN; JEN, HENRY C.; WETHERELL, JOHN T.
To: APPLE INC.
Reel/Frame 057403/0706 →
Continuity (2)
Provisional Application 63076846 · Sep 10, 2020
Related Publication 20220076599A1 · Mar 10, 2022
Cited By (1)
US 12,367,805