IP Library Granted Patent US 11,935,807
Granted Patent B2
US 11,935,807 · App. 17/542,645 · Granted Mar 19, 2024

Plurality of dies electrically connected to a printed circuit board by a clip

Inventors: Karthik Debbadi (Cork, IE); Sebastian Rosado (Cork, IE); Jeffrey Ewanchuk (Manchester, CT)
Assignee: HAMILTON SUNDSTRAND CORPORATION
H01L23/367H01L21/4857H01L23/49822H01L24/40H01L25/0655H01L25/50H01L2224/40225H01L2224/40245H01L2924/09701
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,935,807
App. No.
17/542,645
Granted
Mar 19, 2024
Kind
B2
Abstract

A semiconductor device package includes a multilayer substrate including atop layer, a bottom layer and an intermediate layer between the top layer and the bottom layer. The package also includes one or more semiconductor dies embedded in the intermediate layer and conductive connector means to provide a conductive connection from the one or more dies. The conductive connector means extend through the top layer to provide connection means for one or more devices mounted on or adjacent the top layer.

Claims (21)

1. A semiconductor device package comprising:

a multilayer substrate including a top layer, a bottom layer and an intermediate layer between the top layer and the bottom layer; and

one or more semiconductor dies embedded in the intermediate layer;

conductive connector means to provide a conductive connection from the one or more dies, the conductive connector means extending through the top layer to provide connection means for one or more devices mounted on or adjacent the top layer;

wherein the intermediate layer includes a ceramic layer and a conductive layer, and wherein the one or more semiconductor dies is embedded in the ceramic layer and in electrical contact with the conductive layer;

wherein the conductive connector means comprises a clip of conductive material connected to the one or more semiconductor dies.

2. The semiconductor device package of claim 1 , wherein the conductive layer is a copper layer.

3. The semiconductor device package of claim 1 wherein the clip is made of copper.

4. The semiconductor device package of claim 1 , further comprising:

one or more bus bar components mounted on the top layer on a side away from the intermediate layer.

5. The semiconductor device package of claim 1 , further comprising:

one or more printed circuit boards mounted on the top layer on a side away from the intermediate layer.

6. The semiconductor device package of claim 1 , comprising a plurality of semiconductor dies arranged in a parallel pattern.

7. The semiconductor device package of claim 1 , wherein the bottom layer is a heat sink.

8. A method of forming a semiconductor device package comprising:

embedding one or more semiconductor dies in a ceramic substrate layer;

providing a top substrate layer over one side of the ceramic substrate layer and a bottom substrate layer over an opposite side of the ceramic substrate layer;

providing a conductive connection from the one or more dies through the top layer to provide a connection for one or more devices mounted on or adjacent the top layer; and

mounting one or more printed circuit boards on the top layer on a side away from the intermediate layer.

9. The method of claim 8 , further comprising mounting one or more bus bar components on the top layer on a side away from the intermediate layer.

10. The method of claim 8 , further comprising providing a plurality of semiconductor dies arranged in a parallel pattern.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2021
From: DEBBADI, KARTHIK; ROSADO, SEBASTIAN
To: UNITED TECHNOLOGIES RESEARCH CENTRE IRELAND, LIMITED
Reel/Frame 058315/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2021
From: EWANCHUK, JEFFREY
To: HAMILTON SUNDSTRAND CORPORATION
Reel/Frame 058341/0967 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2021
From: UNITED TECHNOLOGIES RESEARCH CENTRE IRELAND, LIMITED
To: RAYTHEON TECHNOLOGIES CORPORATION
Reel/Frame 058341/0972 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2021
From: RAYTHEON TECHNOLOGIES CORPORATION
To: HAMILTON SUNDSTRAND CORPORATION
Reel/Frame 058342/0005 →
Priority Claims (1)
EP 20216024 · Dec 21, 2020 · regional
Continuity (1)
Related Publication 20220199483A1 · Jun 23, 2022