IP Library Granted Patent US 12,132,014
Granted Patent B2
US 12,132,014 · App. 17/622,588 · Granted Oct 29, 2024

Power semiconductor apparatus

Inventors: Junpei Kusukawa (Tokyo, JP); Eiichi Ide (Tokyo, JP)
Assignee: HITACHI, LTD.
H01L23/60H01L25/16H01L23/3735H01L24/32H01L24/33H01L2224/32225H01L2224/32245H01L2224/3303H01L2224/33181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,132,014
App. No.
17/622,588
Granted
Oct 29, 2024
Kind
B2
Abstract

A power semiconductor apparatus provided with a first conductor section connected to a direct-current terminal for transmitting direct-current power; a second conductor section connected to an alternating-current terminal for transmitting alternating-current power; a semiconductor element which is disposed between the first conductor section and the second conductor section and is for converting the direct-current power to the alternating-current power; and an interposition section disposed between the first conductor section and the second conductor section, in which the interposition section has a first conductor layer connected to the first conductor section, a second conductor layer connected to the second conductor section, and a plurality of insulation layers disposed between the first conductor layer and the second conductor layer, with one or a plurality of third conductor layers sandwiched between the plurality of insulation layers.

Claims (19)

1. A power semiconductor apparatus, comprising:

a first conductor section connected to a direct-current terminal for transmitting direct-current power;

a second conductor section connected to an alternating-current terminal for transmitting alternating-current power;

a semiconductor element which is disposed between the first conductor section and the second conductor section and is for converting the direct-current power to the alternating-current power;

an interposition section disposed between the first conductor section and the second conductor section; and

a sealing resin which seals each of the components of the power semiconductor apparatus,

wherein

the interposition section has

a first conductor layer connected to the first conductor section,

a second conductor layer connected to the second conductor section, and

a plurality of insulation layers disposed between the first conductor layer and the second conductor layer, with one or a plurality of third conductor layers sandwiched between the plurality of insulation layers to be electrically insulated from the first conductor layer and the second conductor layer, characterized in that the one or the plurality of third conductor layers are not electrically connected to the first conductor section or the second conductor section.

2. The power semiconductor apparatus according to claim 1 , wherein

the plurality of insulation layers includes a first insulation layer disposed between the first conductor layer and the one or a plurality of third conductor layers, and a second insulation layer disposed between the second conductor layer and the one or the plurality of third conductor layers.

3. The power semiconductor apparatus according to claim 2 , wherein

the plurality of insulation layers further includes a third insulation layer disposed between the plurality of the third conductor layers.

4. The power semiconductor apparatus according to claim 1 , wherein the interposition section is formed using a printed circuit board.

5. The power semiconductor apparatus according to claim 1 , wherein the interposition section is disposed so as to surround the perimeter of the semiconductor element in a plane orthogonal to a direction in which the first conductor section and the second conductor section overlap.

6. The power semiconductor apparatus according to claim 1 , further comprising:

an electrically-conductive spacer disposed between the first conductor section and the semiconductor element or between the second conductor section and the semiconductor element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2021
From: KUSUKAWA, JUNPEI; IDE, EIICHI
To: HITACHI, LTD.
Reel/Frame 058473/0338 →
Priority Claims (1)
JP 2019-136453 · Jul 24, 2019 · national
Continuity (1)
Related Publication 20220359434A1 · Nov 10, 2022