IP Library Granted Patent US 12,199,080
Granted Patent B2
US 12,199,080 · App. 18/302,165 · Granted Jan 14, 2025

Electronics card including multi-chip module

Inventors: Chen-Hua Yu (Hsinchu, TW); Chien-Hsun Lee (Chu-tung Town, TW); Jiun Yi Wu (Zhongli, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L25/105H01L21/4857H01L21/561H01L23/3121H01L23/367H01L23/49822H01L24/08H01L24/94H01L25/0655H01L25/50H01L2224/08225H01L2225/1023H01L2225/1058
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,199,080
App. No.
18/302,165
Granted
Jan 14, 2025
Kind
B2
Abstract

A method includes bonding a first package to a second package to form a third package. The first package is an Integrated Fan-Out (InFO) package including a plurality of package components, and an encapsulating material encapsulating the plurality of package components therein. The plurality of package components include device dies. The method further includes placing at least a portion of the third package into a recess in a Printed Circuit Board (PCB). The recess extends from a top surface of the PCB to an intermediate level between the top surface and a bottom surface of the PCB. Wire bonding is performed to electrically connect the third package to the PCB.

Claims (44)

1. A structure comprising:

a first wafer comprising:

a first plurality of package components comprising first device dies;

a first encapsulant encapsulating the first plurality of package components therein; and

first redistribution lines interconnecting the first plurality of package components;

a second wafer bonded to the first wafer to form a package, wherein the second wafer comprises:

a second plurality of package components comprising second device dies;

a second encapsulant encapsulating the second plurality of package components therein; and

second redistribution lines interconnecting the second plurality of package components;

a thermal interface material contacting one of the first wafer and the second wafer; and

a first cooling system attached to the thermal interface material.

2. The structure of claim 1 further comprising a printed circuit board attached to the package, wherein at least a portion of the second wafer is located in a recess of the printed circuit board.

3. The structure of claim 2 , wherein substantially an entirety of the second wafer is located in the recess of the printed circuit board.

4. The structure of claim 2 further comprising a second cooling system, wherein the first cooling system and the second cooling system are attached to opposite sides of the package.

5. The structure of claim 4 , wherein the second cooling system comprises a portion in a recess of the printed circuit board.

6. The structure of claim 2 , wherein the printed circuit board comprises electrical connectors, and wherein one of the electrical connectors extends to an edge of the printed circuit board.

7. The structure of claim 1 further comprising a metal plate attached to the package.

8. The structure of claim 7 further comprising an additional thermal interface material between, and in contact with both of, the package and the metal plate.

9. The structure of claim 1 , wherein two of the first plurality of package components have different structures.

10. The structure of claim 1 , wherein two of the first plurality of package components have an identical structure.

11. A structure comprising:

a package comprising:

a first reconstructed wafer comprising a first plurality of device dies;

a printed circuit board comprising a recess extending from a top surface of the printed circuit board to an intermediate level of the printed circuit board, wherein a lower portion of package is in the recess of the printed circuit board, and the package is electrically connected to the printed circuit board; and

a cooling system attached to the package.

12. The structure of claim 11 further comprising wire bonds bonding the package to the printed circuit board.

13. The structure of claim 11 , wherein in a top view of the structure, the printed circuit board comprises a ring portion fully encircling the package.

14. The structure of claim 11 , wherein the package further comprises a second reconstructed wafer comprising a second plurality of device dies, wherein the first reconstructed wafer is bonded to the second reconstructed wafer.

15. The structure of claim 14 , wherein each of the first reconstructed wafer and the second reconstructed wafer comprises a molding compound molding respective ones of the first plurality of device dies and the second plurality of device dies.

16. The structure of claim 11 further comprising wire bonds electrically connecting the package to the printed circuit board.

17. The structure of claim 11 , wherein the package has a circular top-view shape.

18. A structure comprising:

a package component comprising:

a first part; and

a second part encircling the first part;

a first wafer comprising a portion in the package component, wherein in a top view of the structure, the first wafer is encircled by the second part of the package component, and the first wafer comprises:

a first plurality of device dies; and

a first encapsulant filling gaps between the first plurality of device dies;

a second wafer over and bonding to the first wafer; and

a cooling system attached to the first wafer.

19. The structure of claim 18 , wherein the second wafer comprises:

a second plurality of device dies; and

a second encapsulant filling gaps between the second plurality of device dies.

20. The structure of claim 18 , wherein the first part of the package component is underlying and overlapped by the first wafer.

Continuity (4)
Continuation 17170224 · Feb 8, 2021
Division 16160516 · Oct 15, 2018
Provisional Application 62649772 · Mar 29, 2018
Related Publication 20230253378A1 · Aug 10, 2023
References Cited (23)
US 5814883A · Sawai et al. · 1998 [cited by applicant]
US 6949835B2 · Konishi et al. · 2005 [cited by applicant]
US 8981514B2 · Ryu et al. · 2015 [cited by applicant]
US 9773757B2 · Yu et al. · 2017 [cited by applicant]
US 10008470B2 · Beer et al. · 2018 [cited by applicant]
US 10062648B2 · Hsieh et al. · 2018 [cited by applicant]
US 11658164B2 · Yu · 2023 [cited by examiner]
US 20030157782A1 · Kellar et al. · 2003 [cited by applicant]
US 20060249828A1 · Hong · 2006 [cited by applicant]
US 20110210444A1 · Jeng et al. · 2011 [cited by applicant]
US 20120319288A1 · Birge et al. · 2012 [cited by applicant]
US 20150084170A1 · Im et al. · 2015 [cited by applicant]
US 20150235936A1 · Yu et al. · 2015 [cited by applicant]
US 20170207197A1 · Yu et al. · 2017 [cited by applicant]
US 20170207204A1 · Lin et al. · 2017 [cited by applicant]
US 20170250138A1 · Hsieh et al. · 2017 [cited by applicant]
CN 102169875A · 2011 [cited by applicant]
CN 103779319A · 2014 [cited by applicant]
CN 106981475A · 2017 [cited by applicant]
CN 107134437A · 2017 [cited by applicant]
JP 2004296613A · 2004 [cited by applicant]
KR 100228595B1 · 1999 [cited by applicant]
KR 20130084493A · 2013 [cited by applicant]
Cited By (1)
US 12,500,219