IP Library Granted Patent US 12,255,663
Granted Patent B2
US 12,255,663 · App. 18/185,325 · Granted Mar 18, 2025

Dual-path phase locked loop (PLL) with closed-loop VCO temperature compensation

Inventors: Masoud Moslehi Bajestan (San Diego, CA); Arpit Gupta (San Diego, CA); Wu-Hsin Chen (San Diego, CA); Vinod Panikkath (San Diego, CA)
Assignee: QUALCOMM Incorporated
H03L7/0992H03L1/021H03L7/087
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,255,663
App. No.
18/185,325
Granted
Mar 18, 2025
Kind
B2
Abstract

In certain aspects, a system includes a voltage-controlled oscillator (VCO), a phase detector configured to receive a reference signal, a frequency divider coupled between an output of the VCO and the phase detector, a phase-to-current circuit coupled to an output of the phase detector, and a temperature circuit configured to output a temperature-dependent voltage. The system also includes a switching circuit configured to selectively couple the phase-to-current circuit to an input of the VCO and configured to selectively couple the temperature circuit to the input of the VCO.

Claims (78)

1. A system comprising:

a voltage-controlled oscillator (VCO) having a first input, a second input, a third input, and an output;

a phase detector having a first input, a second input, and an output, wherein the first input of the phase detector is configured to receive a reference signal;

a frequency divider coupled between the output of the VCO and the second input of the phase detector;

a phase-to-voltage circuit coupled to the output of the phase detector, wherein the phase-to-voltage circuit is configured to generate a first voltage and a second voltage based on a phase signal from the phase detector, output the first voltage at a first output of the phase-to-voltage circuit, and output the second voltage at a second output of the phase-to-voltage circuit;

a transconductance amplifier configured to generate a current based on the first voltage and the second voltage, and provide the current at an output of the transconductance amplifier;

a first path coupled between the first output of the phase-to-voltage circuit and the second input of the VCO;

a second path coupled between the second output of the phase-to-voltage circuit and the third input of the VCO;

a temperature circuit having an output, wherein the temperature circuit is configured to output a temperature-dependent voltage at the output of the temperature circuit;

a switching circuit having a first terminal, a second terminal, and a third terminal, wherein the first terminal is coupled to the output of the transconductance amplifier, the second terminal is coupled to the output of the temperature circuit, and the third terminal is coupled to the first input of the VCO; and

a capacitor coupled to the first input of the VCO.

2. The system of claim 1 , wherein the capacitor is coupled between the third terminal of the switching circuit and the first input of the VCO.

3. The system of claim 1 , wherein the VCO comprises:

a voltage-controlled capacitor coupled to the first input of the VCO; and

a capacitor bank coupled in parallel with the voltage-controlled capacitor.

4. The system of claim 3 , wherein the voltage-controlled capacitor comprises a first varactor and a second varactor coupled in series, wherein the first input of the VCO is coupled between the first varactor and the second varactor.

5. The system of claim 3 , wherein the capacitor bank comprises switchable capacitors coupled in parallel, and each of the switchable capacitors comprises one or more capacitors and one or more switches coupled in series.

6. The system of claim 3 , wherein the VCO further comprises an inductor coupled in parallel with the voltage-controlled capacitor and the capacitor bank.

7. The system of claim 3 , further comprising a control circuit, wherein the control circuit is configured to:

in a first mode, cause the switching circuit to couple the second terminal to the third terminal;

in the first mode, tune a capacitance of the capacitor bank; and

in a second mode, cause the switching circuit to couple the first terminal to the third terminal.

8. The system of claim 7 , wherein the capacitor bank has multiple capacitance settings, and the control circuit is configured to sequentially set the capacitor bank to different ones of the capacitance settings to tune the capacitance of the capacitor bank.

9. The system of claim 1 , wherein the VCO comprises:

a first voltage-controlled capacitor coupled to the first input of the VCO;

a second voltage-controlled capacitor coupled to the second input of the VCO; and

a third voltage-controlled capacitor coupled to the third input of the VCO.

10. The system of claim 9 , wherein the VCO comprises a capacitor bank coupled in parallel with the first voltage-controlled capacitor, the second voltage-controlled capacitor, and the third voltage-controlled capacitor.

11. The system of claim 1 , wherein the switching circuit comprises:

a first switch coupled between the first terminal and the third terminal; and

a second switch coupled between the second terminal and the third terminal.

12. The system of claim 1 , wherein the first path includes a first low-pass filter and the second path includes a second low-pass filter.

13. A system comprising:

a voltage-controlled oscillator (VCO) having an input and an output;

a phase detector having a first input, a second input, and an output, wherein the first input of the phase detector is configured to receive a reference signal;

a frequency divider coupled between the output of the VCO and the second input of the phase detector;

a phase-to-current circuit having an input and an output, wherein the input of the phase-to-current circuit is coupled to the output of the phase detector;

a temperature circuit having an output, wherein the temperature circuit is configured to output a temperature-dependent voltage at the output of the temperature circuit, and wherein the temperature circuit comprises:

a first current source configured to generate a first current that is temperature dependent;

a resistor coupled to the first current source; and

a buffer having an input and an output, wherein the output of the buffer is coupled to the output of the temperature circuit, and the input of the buffer is coupled between the first current source and the resistor;

a switching circuit having a first terminal, a second terminal, and a third terminal, wherein the first terminal is coupled to the output of the phase-to-current circuit, the second terminal is coupled to the output of the temperature circuit, and the third terminal is coupled to the input of the VCO; and

a capacitor coupled to the input of the VCO.

14. The system of claim 13 , wherein the first current is proportional to temperature.

15. The system of claim 13 , wherein the first current source is coupled between a supply rail and the input of the buffer, and the resistor is coupled between the input of the buffer and a ground.

16. The system of claim 13 , wherein the temperature circuit further comprises a second current source coupled to the resistor, wherein the second current source is configured to generate a second current that is approximately constant over temperature.

17. The system of claim 16 , wherein the first current source is coupled between the input of the buffer and a ground, the second current source is coupled between a supply rail and the input of the buffer, and the resistor is coupled between the input of the buffer and the ground.

18. A system comprising:

a voltage-controlled oscillator (VCO) having a first input, a second input, and an output;

a phase detector having a first input, a second input, and an output, wherein the first input of the phase detector is configured to receive a reference signal;

a frequency divider coupled between the output of the VCO and the second input of the phase detector;

a temperature circuit having an output, wherein the temperature circuit is configured to output a temperature-dependent voltage at the output of the temperature circuit;

a first charge pump having an input coupled to the output of the phase detector;

a second charge pump having an input coupled to the output of the phase detector and an output coupled to the second input of the VCO;

a switching circuit having a first terminal, a second terminal, and a third terminal, wherein the first terminal is coupled to an output of the first charge pump, the second terminal is coupled to the output of the temperature circuit, and the third terminal is coupled to the first input of the VCO; and

a capacitor coupled to the first input of the VCO.

19. The system of claim 18 , wherein the VCO comprises:

a first voltage-controlled capacitor coupled to the first input of the VCO;

a second voltage-controlled capacitor coupled to the second input of the VCO; and

a capacitor bank coupled in parallel with the first voltage-controlled capacitor and the second voltage-controlled capacitor.

20. The system of claim 18 , further comprising a resistor-capacitor network coupled to the output of the second charge pump.

21. A system comprising:

a voltage-controlled oscillator (VCO);

a phase detector configured to receive a reference signal;

a frequency divider coupled between an output of the VCO and the phase detector;

a phase-to-voltage circuit coupled to an output of the phase detector;

a transconductance device coupled to a first output and a second output of the phase-to-voltage circuit;

a temperature circuit configured to output a temperature-dependent voltage;

a switching circuit configured to selectively couple the transconductance device to a first input of the VCO and configured to selectively couple the temperature circuit to the first input of the VCO;

a first path coupled between the first output of the phase-to-voltage circuit and a second input of the VCO; and

a second path coupled between the second output of the phase-to-voltage circuit and a third input of the VCO.

22. The system of claim 21 , wherein the first path comprises a first resistor-capacitor network and the second path comprises a second resistor-capacitor network.

23. The system of claim 21 , wherein the VCO comprises:

a first voltage-controlled capacitor coupled to the first input of the VCO;

a second voltage-controlled capacitor coupled to the second input of the VCO;

a third voltage-controlled capacitor coupled to the second input of the VCO; and

a capacitor bank coupled in parallel with the first voltage-controlled capacitor, the second voltage-controlled capacitor, and the third voltage-controlled capacitor.

24. The system of claim 23 , wherein the VCO further comprises an inductor coupled in parallel with the first voltage-controlled capacitor, the second voltage-controlled capacitor, the third voltage-controlled capacitor, and the capacitor bank.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2023
From: MOSLEHI BAJESTAN, MASOUD; GUPTA, ARPIT; CHEN, WU-HSIN; PANIKKATH, VINOD
To: QUALCOMM INCORPORATED
Reel/Frame 063583/0730 →
Continuity (1)
Related Publication 20240313792A1 · Sep 19, 2024
References Cited (18)
US 7546097B2 · Dunworth et al. · 2009 [cited by applicant]
US 8432200B1 · Thakur · 2013 [cited by examiner]
US 10630301B1 · Bekele · 2020 [cited by examiner]
US 10749532B1 · Raj · 2020 [cited by examiner]
US 10992301B1 · Mitric · 2021 [cited by examiner]
US 11811362B1 · Baldisserotto · 2023 [cited by examiner]
US 20030155903A1 · Gauthier · 2003 [cited by examiner]
US 20060158264A1 · Kousai et al. · 2006 [cited by applicant]
US 20060258313A1 · Uozumi et al. · 2006 [cited by applicant]
US 20070002993A1 · Wang et al. · 2007 [cited by applicant]
US 20080150641A1 · Costa · 2008 [cited by examiner]
US 20090039969A1 · Hachigo · 2009 [cited by examiner]
US 20110316595A1 · Bolton · 2011 [cited by examiner]
US 20130328638A1 · Chang · 2013 [cited by examiner]
US 20190326915A1 · Moslehi Bajestan et al. · 2019 [cited by applicant]
US 20200021243A1 · Uehara · 2020 [cited by examiner]
Liu T., et al., “A Temperature Compensated Triple-Path PLL with KVCO Non-Linearity Desensitization Capable of Operating at 77 K”, IEEE Transactions on Circuits and Systems—I: Regular Papers, May 2017, pp. 1-9. [cited by applicant]
International Search Report and Written Opinion—PCT/US2024/015628—ISA/EPO—Jun. 25, 2024. [cited by applicant]