IP Library Granted Patent US 12,295,165
Granted Patent B2
US 12,295,165 · App. 18/661,741 · Granted May 6, 2025

Semiconductor device structure

Inventor: Han-Chin Chiu (Zhuhai, CN)
Assignee: INNOSCIENCE (ZHUHAI) TECHNOLOGY CO., LTD.
H10D64/111H10D30/015H10D30/475H10D30/4755H10D62/8503
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,295,165
App. No.
18/661,741
Granted
May 6, 2025
Kind
B2
Abstract

Semiconductor device structures and methods for manufacturing the same are provided. The semiconductor device structure includes a substrate, a first nitride semiconductor layer, a second nitride semiconductor layer, a gate structure and a conductive layer. The substrate has a first surface. The first nitride semiconductor layer is disposed on the first surface of the substrate. The second nitride semiconductor layer is disposed on the first nitride semiconductor layer. The gate structure is disposed on the second nitride semiconductor layer. The conductive layer is disposed on the second nitride semiconductor layer. The conductive layer has a first length extending in a first direction substantially parallel to the first surface of the substrate, a second length extending in a second direction substantially perpendicular to the first direction—from a cross section view perspective—wherein the second length is greater than the first length.

Claims (16)

1. A semiconductor device structure, comprising:

a substrate having a first surface;

a first nitride semiconductor layer disposed on the substrate;

a second nitride semiconductor layer disposed on the first nitride semiconductor layer;

a gate structure disposed on the second nitride semiconductor layer;

a dielectric layer covering the gate structure and the second nitride semiconductor layer; and

a conductive layer disposed on the dielectric layer;

wherein the conductive layer has a first length extending in a first direction substantially parallel to the first surface of the substrate at a lower surface of the conductive layer and a second length extending in the first direction different from the first length;

wherein the conductive layer comprises a first surface extending from the lower surface and a second surface extending from the lower surface, and the first surface intersects the second surface away from the lower surface.

2. The semiconductor device structure of claim 1 , wherein the first surface intersects the second surface at a first elevation, the dielectric layer has an upper surface at a second elevation, and the first elevation is substantially the same as the second elevation.

3. The semiconductor device structure of claim 1 , wherein an upper surface of the gate structure is exposed from the conductive layer.

4. The semiconductor device structure of claim 1 , wherein the conductive layer has a first portion and a second portion over the first portion, and the second portion is narrower than the first portion.

5. The semiconductor device structure of claim 1 , wherein the conductive layer has a first portion and a second portion over the first portion, and the first portion is narrower than the second portion.

6. The semiconductor device structure of claim 1 , further comprising:

a first electrode and a second electrode, wherein the second electrode is electrically isolated from the conductive layer.

7. The semiconductor device structure of claim 6 , wherein the conductive layer is disposed between the gate structure and the second electrode.

Continuity (2)
Division 17042183
Related Publication 20240297227A1 · Sep 5, 2024
References Cited (24)
US 9590053B2 · Chou et al. · 2017 [cited by applicant]
US 10229978B2 · Liao · 2019 [cited by applicant]
US 10854720B2 · Liao · 2020 [cited by applicant]
US 20110169103A1 · Darwish et al. · 2011 [cited by applicant]
US 20130146885A1 · Brown et al. · 2013 [cited by applicant]
US 20140339670A1 · Henson et al. · 2014 [cited by applicant]
US 20150357422A1 · Liao · 2015 [cited by applicant]
US 20160149007A1 · Chou et al. · 2016 [cited by applicant]
US 20190097001A1 · LaRoche et al. · 2019 [cited by applicant]
US 20190172915A1 · Liao · 2019 [cited by applicant]
US 20190288081A1 · Shindome · 2019 [cited by examiner]
US 20200203502A1 · Wong et al. · 2020 [cited by applicant]
US 20230187529A1 · Kawashima · 2023 [cited by examiner]
CN 104009074 · 2014 [cited by applicant]
CN 104409482 · 2015 [cited by applicant]
CN 105280695 · 2016 [cited by applicant]
CN 106486543 · 2017 [cited by applicant]
CN 109659366 · 2019 [cited by applicant]
CN 111129123 · 2020 [cited by applicant]
ISA State Intellectual Property Office of the People's Republic of China, International Search Report Issued in Application No. PCT/CN2020/102312, Mar. 26, 2021, WIPO, 3 pages. [cited by applicant]
ISA State Intellectual Property Office of the People's Republic of China, Written Opinion of the International Searching Authority Issued in Application No. PCT/CN2020/102312, Mar. 26, 2021, WIPO, 4 pages. [cited by applicant]
State Intellectual Property Office of the People's Republic of China, Office Action and Search Report Issued in Application No. 2020800027737, May 20, 2023, with English translation thereof, 17 pages. [cited by applicant]
State Intellectual Property Office of the People's Republic of China, Office Action and Search Report Issued in Application No. 2020800027737, Nov. 4, 2023, with English translation thereof, 17 pages. [cited by applicant]
State Intellectual Property Office of the People's Republic of China, Decision of Rejection Issued in Application No. 2020800027737, Jan. 26, 2024, with English translation thereof, 15 pages. [cited by applicant]