IP Library Granted Patent US 12,345,921
Granted Patent B2
US 12,345,921 · App. 17/983,210 · Granted Jul 1, 2025

Silicon-based integrated optical chip

Inventors: Yadong Liu (Beijing, CN); Pengfei Cai (Beijing, CN); Tzung-I Su (Beijing, CN)
Assignee: SiFotonics Technologies (Beijing) Co., Ltd.
G02B6/136G02B6/12004G02F1/025G02B6/12002G02B2006/12061G02B2006/12142
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,345,921
App. No.
17/983,210
Granted
Jul 1, 2025
Kind
B2
Abstract

The present invention provides a silicon-based integrated optical chip integrating a silicon-based optical modulator and a germanium-silicon detector and a preparation method thereof. A position and dimension of a silicon nitride waveguide are defined by a slot formed by using an etching process, then surplus silicon nitride is removed by means of chemico-mechanical polishing, and an optical waveguide is formed by the silicon nitride in the slot. Therefore, the preparation of the silicon nitride waveguide according to the present invention can be compatible with a process for preparing the silicon-based integrated optical chip including the silicon-based optical modulator and the germanium-silicon detector, and a distance between the silicon nitride waveguide and the silicon waveguide may be controlled flexibly, so that controllable coupling strength and coupling loss between the silicon waveguide and the silicon nitride waveguide are implemented; and the silicon waveguide at a bottom layer and the silicon nitride waveguide at an upper layer may be used to design in combination various passive devices with better performance, for example, a coupler with lower coupling loss and a waveguide with lower transmission loss.

Claims (11)

1. A method for producing a silicon-based integrated optical chip which integrates a silicon-based optical modulator and a germanium-silicon detector therein, comprising:

producing a PN junction and a silicon waveguide of the silicon-based optical modulator on an SOI wafer, and growing a germanium layer of the germanium-silicon detector;

depositing an interlayer dielectric on the PN junction, the silicon waveguide and the germanium layer, and performing chemical-mechanical polishing of the interlayer dielectric;

etching the interlayer dielectric to form a slot;

depositing a silicon nitride material on the interlayer dielectric so that the slot is filled with a part of the silicon nitride material; and

removing the silicon nitride material other than in the slot by grinding, so as to form a silicon nitride waveguide by the silicon nitride material in the slot,

wherein the slot is formed just above the silicon waveguide of the silicon-based optical modulator.

2. The method for producing the silicon-based integrated optical chip according to claim 1 , wherein after forming the silicon nitride waveguide, the method further comprising:

depositing a silicon dioxide material to form a silicon dioxide layer for covering the PN junction and the silicon waveguide of the silicon-based optical modulator, the germanium layer of the germanium-silicon detector and the silicon nitride waveguide.

3. The method for producing the silicon-based integrated optical chip according to claim 2 , wherein the PN junction and the silicon waveguide are produced on the SOI wafer by using a CMOS process, while growing the germanium layer of the germanium-silicon detector.

4. The method for producing the silicon-based integrated optical chip according to claim 2 , wherein the silicon nitride material is deposited on the interlayer dielectric by a plasma enhanced chemical vapor deposition.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 1, 2024
From: NANO TECHNOLOGY (BEIJING) CO., LTD.
To: SIFOTONICS TECHNOLOGIES (BEIJING) CO., LTD.
Reel/Frame 069049/0891 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2022
From: LIU, YADONG; CAI, PENGFEI; SU, TZUNG-I
To: NANO TECHNOLOGY (BEIJING) CO., LTD.
Reel/Frame 061697/0240 →
Continuity (1)
Related Publication 20240151899A1 · May 9, 2024
References Cited (7)
US 9136672B2 · Luo · 2015 [cited by examiner]
US 9671557B1 · Ding · 2017 [cited by examiner]
US 9864138B2 · Coolbaugh · 2018 [cited by examiner]
US 10270222B2 · Menezo · 2019 [cited by examiner]
US 11788841B2 · Paniccia · 2023 [cited by examiner]
US 20230194789A1 · Virot · 2023 [cited by examiner]
US 20230314707A1 · Scofield · 2023 [cited by examiner]