IP Library Granted Patent US 12,355,436
Granted Patent B2
US 12,355,436 · App. 18/224,585 · Granted Jul 8, 2025

Gate driver, insulation module, low-voltage circuit unit, and high-voltage circuit unit

Inventor: Kosei Osada (Kyoto, JP)
Assignee: ROHM CO., LTD.
H03K17/691H01F19/04H01F27/32H01L23/49506H01L25/16H02M7/537
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,355,436
App. No.
18/224,585
Granted
Jul 8, 2025
Kind
B2
Abstract

A gate driver configured to apply a drive voltage signal to a gate of a switching element includes a low-voltage circuit chip and a high-voltage circuit chip. The low-voltage circuit chip includes a low-voltage circuit configured to be actuated by application of a first voltage. The high-voltage circuit chip includes a high-voltage circuit configured to be actuated by application of a second voltage that is higher than the first voltage. The gate driver further includes multiple transformer chips connected in series to each other. The low-voltage circuit chip and the high-voltage circuit chip are connected by the multiple transformer chips and configured to transmit a signal through the multiple transformer chips.

Claims (54)

1. A gate driver that is configured to apply a drive voltage signal to a gate of a switching element, the gate driver comprising:

a low-voltage circuit chip including a low-voltage circuit configured to be actuated by application of a first voltage;

a high-voltage circuit chip including a high-voltage circuit configured to be actuated by application of a second voltage that is higher than the first voltage; and

multiple transformer chips connected in series to each other, wherein

the low-voltage circuit chip and the high-voltage circuit chip are connected by the multiple transformer chips and configured to transmit a signal through the multiple transformer chips, and

each of the multiple transformer chips includes

an insulation layer, and

a first coil and a second coil embedded in the insulation layer and opposed to each other in a thickness-wise direction of the insulation layer.

2. The gate driver according to claim 1 , wherein the multiple transformer chips are arranged next to each other between the low-voltage circuit chip and the high-voltage circuit chip.

3. The gate driver according to claim 1 , further comprising:

a low-voltage die pad on which the low-voltage circuit chip is mounted; and

a high-voltage die pad on which the high-voltage circuit chip is mounted, wherein

the multiple transformer chips include a first transformer chip and a second transformer chip,

the first transformer chip is mounted on the low-voltage die pad, and

the second transformer chip is mounted on the high-voltage die pad.

4. The gate driver according to claim 3 , wherein the first transformer chip and the second transformer chip are separated from each other by a distance that is greater than each of a distance between the first transformer chip and the low-voltage circuit chip and a distance between the second transformer chip and the high-voltage circuit chip.

5. The gate driver according to claim 1 , wherein

the multiple transformer chips include three or more transformer chips,

the gate driver further includes a floating die pad that is electrically floating, and

at least one of the three or more transformer chips is mounted on the floating die pad.

6. The gate driver according to claim 1 , wherein the multiple transformer chips are equal to each other in a distance between the first coil and the second coil.

7. The gate driver according to claim 1 , wherein the first coil and the second coil are formed from a material including Cu.

8. The gate driver according to claim 1 , wherein

each of the transformer chips includes a chip main surface and a chip back surface facing opposite directions in the thickness-wise direction of the insulation layer, and

a dummy pattern is formed around one of the first coil and the second coil that is located closer to the chip main surface.

9. The gate driver according to claim 1 , wherein the multiple transformer chips are identical to each other in structure.

10. The gate driver according to claim 1 , wherein

the signal includes a first signal,

the low-voltage circuit is configured to output the first signal for generating the drive voltage signal based on an external instruction,

the first signal output from the low-voltage circuit is transmitted through the multiple transformer chips to the high-voltage circuit, and

the high-voltage circuit is configured to generate the drive voltage signal based on the first signal from the low-voltage circuit.

11. The gate driver according to claim 1 , wherein

the signal includes a first signal and a second signal,

the multiple transformer chips include

multiple first signal transformer chips connected in series to each other, and

multiple second signal transformer chips connected in series to each other,

the first signal is transmitted from the low-voltage circuit to the high-voltage circuit through the multiple first signal transformer chips, and

the second signal is transmitted from the high-voltage circuit to the low-voltage circuit through the multiple second signal transformer chips.

12. The gate driver according to claim 1 , wherein

one coil of the first and second coils in a first transformer chip of the multiple transformer chips is connected to the low-voltage circuit, and

one coil of the first and second coils in a second transformer chip of the multiple transformer chips is connected to the high-voltage circuit.

13. An insulation module used to insulate a low-voltage circuit from a high-voltage circuit, the low-voltage circuit and the high-voltage circuit being included in a gate driver that is configured to apply a drive voltage signal to a gate of a switching element, the insulation module comprising:

multiple transformer chips connected in series to each other, wherein

the low-voltage circuit and the high-voltage circuit are configured to be connected by the multiple transformer chips,

the multiple transformer chips are used to transmit a signal between the low-voltage circuit and the high-voltage circuit, and

each of the multiple transformer chips includes

an insulation layer, and

a first coil and a second coil embedded in the insulation layer and opposed to each other in a thickness-wise direction of the insulation layer.

14. A low-voltage circuit unit, comprising:

the insulation module according to claim 13 ; and

the low-voltage circuit.

15. A high-voltage circuit unit, comprising:

the insulation module according to claim 13 ; and

the high-voltage circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2023
From: OSADA, KOSEI
To: ROHM CO., LTD.
Reel/Frame 064337/0525 →
Priority Claims (1)
JP 2021-015945 · Feb 3, 2021 · national
Continuity (2)
Continuation PCTJP2022002655 · Jan 25, 2022
Related Publication 20230361773A1 · Nov 9, 2023
References Cited (7)
US 20110148549A1 · Kanschat · 2011 [cited by examiner]
US 20130055052A1 · Kaeriyama · 2013 [cited by applicant]
US 20130321094A1 · Sumida · 2013 [cited by examiner]
US 20140325322A1 · Kaeriyama · 2014 [cited by applicant]
JP 2013051547A · 2013 [cited by applicant]
JP 2014522561A · 2014 [cited by applicant]
International Search Report and Written Opinion mailed on Mar. 8, 2022, received for PCT Application PCT/JP2022/002655, filed on Jan. 25, 2022, 9 pages including English Translation. [cited by applicant]