IP Library Granted Patent US 12,373,888
Granted Patent B2
US 12,373,888 · App. 17/673,604 · Granted Jul 29, 2025

Methods and systems for pricing derivatives at low latency

Inventors: Timothy Gorham (Chicago, IL); David Edward Taylor (St. Louis, MO); Jeremy Walter Whatley (Ballwin, MO)
Assignee: Exegy Incorporated
G06Q40/04G06Q30/0201G06Q40/00G06Q40/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,373,888
App. No.
17/673,604
Granted
Jul 29, 2025
Kind
B2
Abstract

Disclosed herein are automated trading engine embodiments that operate on market data and re-engineer trading logic to operate on computational resources that are capable of providing highly parallelized and pipelined processing operations to improve tick to trade latency. As an example, logic resources for the automated trading engine can compute updated theoretical fair prices for derivatives at low latency. The automated trading engine can then use such real-time derivative pricing to better drive decision-making by trading strategies implemented by the automated trading engine, such as market making strategies and aggressing strategies.

Claims (80)

1. An apparatus for real-time pricing of derivatives, the apparatus comprising:

a processor, wherein the processor comprises a field programmable gate array (FPGA), application-specific integrated circuit (ASIC), or graphics processing unit (GPU), wherein the FPGA, ASIC, or GPU implements a market making engine, wherein the market making engine comprises a pricing engine for a plurality of derivatives;

wherein the processor is configured to (1) receive reference prices over time for the derivatives, (2) receive reference prices over time for the financial instruments underlying the derivatives, (3) receive reference values for at least one Greek over time for the derivatives, and (4) receive a plurality of current market prices over time for the financial instruments underlying the derivatives, wherein the received current market prices for the underlying financial instruments refresh at a rate;

wherein the FPGA, ASIC, or GPU is configured to generate a plurality of theoretical prices for the derivatives using a parallelized and non-iterative extrapolation model that computes the theoretical prices based on (1) the received reference prices for the derivatives, (2) the received reference prices for the financial instruments underlying the derivatives, (3) the received reference values for the at least one Greek, and (4) the received current market prices for the financial instruments underlying the derivatives;

wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model in response to changes in the current market prices for the underlying financial instruments and/or changes in the reference prices or values; and

wherein the market making engine is configured to generate quotes for derivatives based on the generated theoretical prices in combination with defined offsets that establish minimum spreads for the generated quotes.

2. The apparatus of claim 1 wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model at a computational latency of 5 to 50 nanoseconds.

3. The apparatus of claim 1 wherein a refresh rate for the current market prices for the underlying financial instruments is a first rate, wherein the received current reference prices for the derivatives and the underlying financial instruments refresh at a second rate, wherein the received current Greek values refresh at the second rate or a third rate, and wherein the first rate is faster than the second rate or faster than the second rate and the third rate.

4. The apparatus of claim 3 wherein the first rate is a value in a range between 1 million to 10 million updates per second, and wherein the second rate is a value in a range between 1 to 100 updates per second.

5. The apparatus of claim 4 wherein the received current Greek values refresh at the third rate, and wherein the third rate is a value in a range between 1 to 100 updates per second.

6. The apparatus of claim 1 wherein the at least one Greek comprises a delta that reflects a rate of change between pricing for a subject derivative relative to pricing for the financial instrument underlying the subject derivative.

7. The apparatus of claim 1 wherein the FPGA, ASIC, or GPU comprises a plurality of logic resources that operate in parallel with each other to implement the parallelized and non-iterative extrapolation model, wherein the logic resources implement different portions of the parallelized and non-iterative extrapolation model.

8. An apparatus for real-time pricing of derivatives, the apparatus comprising:

a processor having parallelized computational resources that implement a pricing engine for a plurality of derivatives;

wherein the processor is configured to (1) receive reference prices over time for the derivatives, (2) receive reference prices over time for the financial instruments underlying the derivatives, (3) receive reference values for at least one Greek over time for the derivatives, and (4) receive a plurality of current market prices over time for the financial instruments underlying the derivatives, wherein the received current market prices for the underlying financial instruments refresh at a rate;

wherein the parallelized computational resources are configured to, for each of a plurality of the derivatives, generate a theoretical price for a derivative based on a model that uses the current reference price for that derivative, the current reference price for the financial instrument underlying that derivative, the current reference Greek value for that derivative, and a difference in price for the current reference price for the financial instrument underlying that derivative relative to a new received current market price for the financial instrument underlying that derivative;

wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives in response to changes in the current market prices for the underlying financial instruments and/or changes in the reference prices or values;

wherein the parallelized computational resources comprise a plurality of logic resources that operate in parallel with each other to implement the model, wherein the logic resources comprise:

first logic resources configured to compute a difference between (1) the current market price for the financial instrument underlying a subject derivative and (2) the current reference price for the financial instrument underlying the subject derivative;

second logic resources configured to multiply (1) the computed difference for the subject derivative by (2) the current reference Greek value for the subject derivative to generate a product of the computed difference and the current reference Greek value for the subject derivative; and

third logic resources configured to sum (1) the product and (2) the current reference price for the subject derivative to thereby generate a current theoretical price for the subject derivative.

9. The apparatus of claim 1 wherein the generated theoretical prices comprise best bid and offer (BBO) prices for the derivatives.

10. The apparatus of claim 1 wherein the market making engine is further configured to define exclusion boundaries for a plurality of joining and/or bettering quotes based on a plurality of the generated theoretical prices.

11. An apparatus for real-time pricing of derivatives, the apparatus comprising:

a processor, wherein the processor comprises a field programmable gate array (FPGA), application-specific integrated circuit (ASIC), or graphics processing unit (GPU), wherein the FPGA, ASIC, or GPU implements an automated trading engine, wherein the automated trading engine comprises a pricing engine for a plurality of derivatives;

wherein the processor is configured to (1) receive reference prices over time for the derivatives, (2) receive reference prices over time for the financial instruments underlying the derivatives, (3) receive reference values for at least one Greek over time for the derivatives, and (4) receive a plurality of current market prices over time for the financial instruments underlying the derivatives, wherein the received current market prices for the underlying financial instruments refresh at a rate;

wherein the FPGA, ASIC, or GPU is configured to generate a plurality of theoretical prices for the derivatives using a parallelized and non-iterative extrapolation model that computes the theoretical prices based on (1) the received reference prices for the derivatives, (2) the received reference prices for the financial instruments underlying the derivatives, (3) the received reference values for the at least one Greek, and (4) the received current market prices for the financial instruments underlying the derivatives;

wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model in response to changes in the current market prices for the underlying financial instruments and/or changes in the reference prices or values; and

wherein the automated trading engine is further configured to define aggressing zones based on the generated theoretical prices, the aggressing zones used by the automated trading engine in generating derivative orders.

12. The apparatus of claim 1 wherein the processor comprises the FPGA, and wherein the market making engine and the pricing engine are implemented on the FPGA.

13. The apparatus of claim 1 wherein the processor comprises the ASIC, and wherein the market making engine and the pricing engine are implemented on the ASIC.

14. The apparatus of claim 1 wherein the processor comprises the GPU, and wherein the market making engine and the pricing engine are implemented on the GPU.

15. The apparatus of claim 1 wherein the FPGA, ASIC, or GPU comprises a plurality of parallel logic instances of the parallelized and non-iterative extrapolation model that generate the theoretical prices for a plurality of derivatives in parallel with each other.

16. A method for real-time pricing of derivatives, the method comprising:

receiving reference prices over time for a plurality of derivatives, wherein the received reference prices for the derivatives exhibit changes over time;

receiving reference prices over time for the financial instruments underlying the derivatives, wherein the received reference prices for the financial instruments exhibit changes over time;

receiving reference values for at least one Greek over time for the derivatives, wherein the received reference values exhibit changes over time;

receiving a plurality of current market prices over time for the financial instruments underlying the derivatives, wherein the received current market prices for the underlying financial instruments exhibit changes over time, and wherein the received current market prices for the underlying financial instruments refresh at a rate;

for each of a plurality of the derivatives, generating a theoretical price for a derivative based on a model that uses the current reference price for that derivative, the current reference price for the financial instrument underlying that derivative, the current reference Greek value for that derivative, and a difference in price for the current reference price for the financial instrument underlying that derivative relative to a new received current market price for the financial instrument underlying that derivative; and

refreshing the generated theoretical prices for the derivatives in response to the changes in the current market prices for the underlying financial instruments and/or the changes in the reference prices or values;

wherein the parallelized computational resources comprise first logic resources, second logic resources, and third logic resources that operate in parallel with each other to implement the model, and wherein the generating step comprises:

first logic resources computing a difference between (1) the current market price for the financial instrument underlying a subject derivative and (2) the current reference price for the financial instrument underlying the subject derivative;

second logic resources multiplying (1) the computed difference for the subject derivative by (2) the current reference Greek value for the subject derivative to generate a product of the computed difference and the current reference Greek value for the subject derivative; and

third logic resources summing (1) the product and (2) the current reference price for the subject derivative to thereby generate a current theoretical price for the subject derivative; and

wherein the generating and refreshing steps are performed by parallelized computational resources on a processor.

17. The method of claim 16 wherein the refreshing step comprises refreshing the generated theoretical prices for the derivatives using the model at a computational latency of 5 to 50 nanoseconds.

18. The method of claim 16 wherein the processor comprises a field programmable gate array (FPGA) on which the parallelized computational resources are resident.

19. The method of claim 16 wherein the processor comprises an application-specific integrated circuit (ASIC) on which the parallelized computational resources are resident.

20. The apparatus of claim 1 wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model in response to changes in the current market prices for the underlying financial instruments.

21. The apparatus of claim 20 wherein the processor is further configured to receive the current market prices for the financial instruments underlying the derivatives as a real-time feed of financial market data, and wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model at a rate that keeps up with new market data events in the real-time feed.

22. The apparatus of claim 20 wherein the processor is further configured to receive the current market prices for the financial instruments underlying the derivatives as a real-time feed of financial market data, wherein the real-time feed refreshes at a rate of one million to ten million messages per second, and wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model at a computational latency of 5 to 50 nanoseconds.

23. The apparatus of claim 20 wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model in response to changes in the current market prices for the underlying financial instruments and changes in the reference prices or values.

24. The apparatus of claim 7 wherein the logic resources comprise:

first logic resources configured to compute a difference between (1) the current market price for the financial instrument underlying a subject derivative and (2) the current reference price for the financial instrument underlying the subject derivative;

second logic resources configured to multiply (1) the computed difference for the subject derivative by (2) the current reference Greek value for the subject derivative to generate a product of the computed difference and the current reference Greek value for the subject derivative; and

third logic resources configured to sum (1) the product and (2) the current reference price for the subject derivative to thereby generate a current theoretical price for the subject derivative.

25. The apparatus of claim 12 wherein the pricing engine is implemented as a hardware logic pipeline on the FPGA.

26. The apparatus of claim 12 wherein the FPGA comprises a plurality of FPGAs.

27. The apparatus of claim 13 wherein the pricing engine is implemented as a hardware logic pipeline on the ASIC.

28. The apparatus of claim 13 wherein the ASIC comprises a plurality of ASICs.

29. The apparatus of claim 14 wherein the GPU comprises a plurality of GPUs.

30. The apparatus of claim 8 wherein the processor comprises a field programmable gate array (FPGA), and wherein the first, second, and third logic resources are deployed on the FPGA.

31. The apparatus of claim 8 wherein the processor comprises an application-specific integrated circuit (ASIC), and wherein the first, second, and third logic resources are deployed on the ASIC.

32. The apparatus of claim 11 wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model in response to changes in the current market prices for the underlying financial instruments.

33. The apparatus of claim 32 wherein the processor is further configured to receive the current market prices for the financial instruments underlying the derivatives as a real-time feed of financial market data, and wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model at a rate that keeps up with new market data events in the real-time feed.

34. The apparatus of claim 32 wherein the processor is further configured to receive the current market prices for the financial instruments underlying the derivatives as a real-time feed of financial market data, wherein the real-time feed refreshes at a rate of one million to ten million messages per second, and wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model at a computational latency of five to fifty nanoseconds.

35. The apparatus of claim 32 wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model in response to changes in the current market prices for the underlying financial instruments and changes in the reference prices or values.

36. The apparatus of claim 11 wherein the pricing engine is further configured to refresh the generated theoretical prices for the derivatives using the parallelized and non-iterative extrapolation model at a computational latency of 5 to 50 nanoseconds.

37. The apparatus of claim 11 wherein the generated theoretical prices comprise best bid and offer (BBO) prices for the derivatives.

38. The apparatus of claim 11 wherein the processor comprises the FPGA, and wherein the automated trading engine and the pricing engine are implemented on the FPGA.

39. The apparatus of claim 38 wherein the FPGA comprises a plurality of FPGAs.

40. The apparatus of claim 11 wherein the processor comprises the ASIC, and wherein the automated trading engine and the pricing engine are implemented on the ASIC.

41. The apparatus of claim 40 wherein the ASIC comprises a plurality of ASICs.

42. The apparatus of claim 11 wherein the processor comprises the GPU, and wherein the automated trading engine and the pricing engine are implemented on the GPU.

43. The apparatus of claim 11 wherein the FPGA, ASIC, or GPU comprises a plurality of logic resources that operate in parallel with each other to implement the parallelized and non-iterative extrapolation model, wherein the logic resources implement different portions of the parallelized and non-iterative extrapolation model.

44. The apparatus of claim 43 wherein the logic resources comprise:

first logic resources configured to compute a difference between (1) the current market price for the financial instrument underlying a subject derivative and (2) the current reference price for the financial instrument underlying the subject derivative;

second logic resources configured to multiply (1) the computed difference for the subject derivative by (2) the current reference Greek value for the subject derivative to generate a product of the computed difference and the current reference Greek value for the subject derivative; and

third logic resources configured to sum (1) the product and (2) the current reference price for the subject derivative to thereby generate a current theoretical price for the subject derivative.

45. The apparatus of claim 11 wherein the FPGA, ASIC, or GPU comprises a plurality of parallel logic instances of the parallelized and non-iterative extrapolation model that generate the theoretical prices for a plurality of derivatives in parallel with each other.

Assignments (2)
SECURITY INTEREST Recorded Dec 18, 2025
From: EXEGY INCORPORATED
To: FIRST-CITIZENS BANK & TRUST COMPANY
Reel/Frame 073257/0796 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2022
From: GORHAM, TIMOTHY; TAYLOR, DAVID EDWARD; WHATLEY, JEREMY WALTER
To: EXEGY INCORPORATED
Reel/Frame 061580/0325 →
Continuity (2)
Provisional Application 63149904 · Feb 16, 2021
Related Publication 20220261903A1 · Aug 18, 2022
References Cited (193)
US 4868866A · Williams, Jr. · 1989 [cited by applicant]
US 5270922A · Higgins · 1993 [cited by applicant]
US 5987432A · Zusman et al. · 1999 [cited by applicant]
US 6278982B1 · Korhammer et al. · 2001 [cited by applicant]
US 6388584B1 · Dorward et al. · 2002 [cited by applicant]
US 6711558B1 · Indeck et al. · 2004 [cited by applicant]
US 7139743B2 · Indeck et al. · 2006 [cited by applicant]
US 7181437B2 · Indeck et al. · 2007 [cited by applicant]
US 7414975B2 · Olderdissen · 2008 [cited by applicant]
US 7552107B2 · Indeck et al. · 2009 [cited by applicant]
US 7606267B2 · Ho et al. · 2009 [cited by applicant]
US 7636703B2 · Taylor · 2009 [cited by applicant]
US 7660793B2 · Indeck et al. · 2010 [cited by applicant]
US 7680790B2 · Indeck et al. · 2010 [cited by applicant]
US 7702629B2 · Cytron et al. · 2010 [cited by applicant]
US 7707091B1 · Kauffman et al. · 2010 [cited by applicant]
US 7827089B2 · Sweeting et al. · 2010 [cited by applicant]
US 7840482B2 · Singla et al. · 2010 [cited by applicant]
US 7904376B2 · Shapiro et al. · 2011 [cited by applicant]
US 7917299B2 · Buhler et al. · 2011 [cited by applicant]
US 7921046B2 · Parsons et al. · 2011 [cited by applicant]
US 7945528B2 · Cytron et al. · 2011 [cited by applicant]
US 7949650B2 · Indeck et al. · 2011 [cited by applicant]
US 7953743B2 · Indeck et al. · 2011 [cited by applicant]
US 7954114B2 · Chamberlain et al. · 2011 [cited by applicant]
US 8069102B2 · Indeck et al. · 2011 [cited by applicant]
US 8095508B2 · Chamberlain et al. · 2012 [cited by applicant]
US 8131697B2 · Indeck et al. · 2012 [cited by applicant]
US 8156101B2 · Indeck et al. · 2012 [cited by applicant]
US 8326819B2 · Indeck et al. · 2012 [cited by applicant]
US 8374986B2 · Indeck et al. · 2013 [cited by applicant]
US 8379841B2 · Taylor et al. · 2013 [cited by applicant]
US 8407122B2 · Parsons et al. · 2013 [cited by applicant]
US 8458081B2 · Parsons et al. · 2013 [cited by applicant]
US 8478680B2 · Parsons et al. · 2013 [cited by applicant]
US 8515682B2 · Buhler et al. · 2013 [cited by applicant]
US 8549024B2 · Indeck et al. · 2013 [cited by applicant]
US 8595104B2 · Parsons et al. · 2013 [cited by applicant]
US 8600856B2 · Parsons et al. · 2013 [cited by applicant]
US 8620881B2 · Chamberlain et al. · 2013 [cited by applicant]
US 8626624B2 · Parsons et al. · 2014 [cited by applicant]
US 8655764B2 · Parsons et al. · 2014 [cited by applicant]
US 8737606B2 · Taylor et al. · 2014 [cited by applicant]
US 8751452B2 · Chamberlain et al. · 2014 [cited by applicant]
US 8762249B2 · Taylor et al. · 2014 [cited by applicant]
US 8768805B2 · Taylor et al. · 2014 [cited by applicant]
US 8768888B2 · Chamberlain et al. · 2014 [cited by applicant]
US 8843408B2 · Singla et al. · 2014 [cited by applicant]
US 8879727B2 · Taylor et al. · 2014 [cited by applicant]
US 8880501B2 · Indeck et al. · 2014 [cited by applicant]
US 8983063B1 · Taylor et al. · 2015 [cited by applicant]
US 9020928B2 · Indeck et al. · 2015 [cited by applicant]
US 9047243B2 · Taylor et al. · 2015 [cited by applicant]
US 9176775B2 · Chamberlain et al. · 2015 [cited by applicant]
US 9323794B2 · Indeck et al. · 2016 [cited by applicant]
US 9336494B1 · Purpura et al. · 2016 [cited by applicant]
US 9363078B2 · Taylor et al. · 2016 [cited by applicant]
US 9396222B2 · Indeck et al. · 2016 [cited by applicant]
US 9547680B2 · Buhler et al. · 2017 [cited by applicant]
US 9547824B2 · Indeck et al. · 2017 [cited by applicant]
US 9582831B2 · Parsons et al. · 2017 [cited by applicant]
US 9633093B2 · Henrichs et al. · 2017 [cited by applicant]
US 9633097B2 · Tidwell et al. · 2017 [cited by applicant]
US 9672565B2 · Parsons et al. · 2017 [cited by applicant]
US 9805417B2 · Kemp, II et al. · 2017 [cited by applicant]
US 9898312B2 · Chamberlain et al. · 2018 [cited by applicant]
US 9916622B2 · Parsons et al. · 2018 [cited by applicant]
US 9961006B1 · Sutardja et al. · 2018 [cited by applicant]
US 9990393B2 · Parsons et al. · 2018 [cited by applicant]
US 10037568B2 · Taylor et al. · 2018 [cited by applicant]
US 10062115B2 · Taylor et al. · 2018 [cited by applicant]
US 10102260B2 · Lancaster et al. · 2018 [cited by applicant]
US 10121196B2 · Parsons et al. · 2018 [cited by applicant]
US 10133802B2 · Lancaster et al. · 2018 [cited by applicant]
US 10146845B2 · Henrichs et al. · 2018 [cited by applicant]
US 10158377B2 · Indeck et al. · 2018 [cited by applicant]
US 10169814B2 · Parsons et al. · 2019 [cited by applicant]
US 10191974B2 · Indeck et al. · 2019 [cited by applicant]
US 10229453B2 · Taylor et al. · 2019 [cited by applicant]
US 10346181B2 · Chamberlain et al. · 2019 [cited by applicant]
US 10360632B2 · Parsons et al. · 2019 [cited by applicant]
US 10395316B2 · Milne et al. · 2019 [cited by applicant]
US 10411734B2 · Indeck et al. · 2019 [cited by applicant]
US 10467692B2 · Parsons et al. · 2019 [cited by applicant]
US 10504183B2 · Venkataraman · 2019 [cited by applicant]
US 10504184B2 · Parsons et al. · 2019 [cited by applicant]
US 10572824B2 · Chamberlain et al. · 2020 [cited by applicant]
US 10650452B2 · Parsons et al. · 2020 [cited by applicant]
US 11263695B2 · Taylor et al. · 2022 [cited by applicant]
US 11551302B2 · Gorham et al. · 2023 [cited by applicant]
US 11631135B2 · Gorham et al. · 2023 [cited by applicant]
US 20020054604A1 · Kadambi et al. · 2002 [cited by applicant]
US 20020080871A1 · Fallon et al. · 2002 [cited by applicant]
US 20020156719A1 · Finebaum et al. · 2002 [cited by applicant]
US 20030069821A1 · Williams · 2003 [cited by applicant]
US 20030086300A1 · Noyes et al. · 2003 [cited by applicant]
US 20030172017A1 · Feingold et al. · 2003 [cited by applicant]
US 20040083158A1 · Addison · 2004 [cited by examiner]
US 20060123425A1 · Ramarao et al. · 2006 [cited by applicant]
US 20060269148A1 · Farber et al. · 2006 [cited by applicant]
US 20070027788A1 · Bandman et al. · 2007 [cited by applicant]
US 20070156574A1 · Marynowski et al. · 2007 [cited by applicant]
US 20070198523A1 · Hayim · 2007 [cited by applicant]
US 20070294157A1 · Singla et al. · 2007 [cited by applicant]
US 20080010187A1 · Farrell et al. · 2008 [cited by applicant]
US 20080243675A1 · Parsons et al. · 2008 [cited by applicant]
US 20090182683A1 · Taylor et al. · 2009 [cited by applicant]
US 20100027545A1 · Gomes et al. · 2010 [cited by applicant]
US 20100138360A1 · Cutler et al. · 2010 [cited by applicant]
US 20110040701A1 · Singla et al. · 2011 [cited by applicant]
US 20110225081A1 · Kittelsen et al. · 2011 [cited by applicant]
US 20120089496A1 · Taylor et al. · 2012 [cited by applicant]
US 20120116998A1 · Indeck et al. · 2012 [cited by applicant]
US 20120130922A1 · Indeck et al. · 2012 [cited by applicant]
US 20120246052A1 · Taylor et al. · 2012 [cited by applicant]
US 20120317051A1 · Tall, IV · 2012 [cited by applicant]
US 20140172662A1 · Weiss et al. · 2014 [cited by applicant]
US 20140180903A1 · Parsons · 2014 [cited by examiner]
US 20140180904A1 · Parsons et al. · 2014 [cited by applicant]
US 20140180905A1 · Parsons et al. · 2014 [cited by applicant]
US 20140279342A1 · Maynard · 2014 [cited by examiner]
US 20150095622A1 · Yoshida · 2015 [cited by applicant]
US 20160027110A1 · Blum et al. · 2016 [cited by applicant]
US 20170063826A1 · Sundaresan et al. · 2017 [cited by applicant]
US 20170109822A1 · Borkovec et al. · 2017 [cited by applicant]
US 20170124166A1 · Thomas et al. · 2017 [cited by applicant]
US 20170124255A1 · Buhler et al. · 2017 [cited by applicant]
US 20170220655A1 · Henrichs et al. · 2017 [cited by applicant]
US 20170330280A1 · Zagara et al. · 2017 [cited by applicant]
US 20180121103A1 · Kavanagh et al. · 2018 [cited by applicant]
US 20180276271A1 · Parsons et al. · 2018 [cited by applicant]
US 20180330444A1 · Taylor et al. · 2018 [cited by applicant]
US 20180365766A1 · Taylor et al. · 2018 [cited by applicant]
US 20190073719A1 · Parsons et al. · 2019 [cited by applicant]
US 20190079984A1 · Lancaster et al. · 2019 [cited by applicant]
US 20190108177A1 · Henrichs et al. · 2019 [cited by applicant]
US 20190155831A1 · Indeck et al. · 2019 [cited by applicant]
US 20190156301A1 · Bentov et al. · 2019 [cited by applicant]
US 20190205975A1 · Taylor et al. · 2019 [cited by applicant]
US 20190324770A1 · Chamberlain et al. · 2019 [cited by applicant]
US 20200007157A1 · Indeck et al. · 2020 [cited by applicant]
US 20200026564A1 · Bahramshahry et al. · 2020 [cited by applicant]
US 20200051317A1 · Mu thl er et al. · 2020 [cited by applicant]
US 20200111163A1 · Parsons et al. · 2020 [cited by applicant]
US 20200184378A1 · Chamberlain et al. · 2020 [cited by applicant]
US 20200364791A1 · Taylor et al. · 2020 [cited by applicant]
US 20200401442A1 · Endo · 2020 [cited by applicant]
US 20210049012A1 · Yokoyama et al. · 2021 [cited by applicant]
US 20220222406A1 · Milton · 2022 [cited by examiner]
US 20220261898A1 · Gorham et al. · 2022 [cited by applicant]
US 20220261899A1 · Gorham et al. · 2022 [cited by applicant]
US 20220261900A1 · Gorham et al. · 2022 [cited by applicant]
US 20220261901A1 · Gorham et al. · 2022 [cited by applicant]
US 20220261902A1 · Gorham et al. · 2022 [cited by applicant]
US 20220261904A1 · Gorham et al. · 2022 [cited by applicant]
US 20220261905A1 · Gorham et al. · 2022 [cited by applicant]
US 20220270171A1 · Gorham et al. · 2022 [cited by applicant]
US 20230129554A1 · Gorham et al. · 2023 [cited by applicant]
EP 1640885A1 · 2006 [cited by applicant]
EP 1783604A2 · 2007 [cited by applicant]
WO 200207055A2 · 2002 [cited by applicant]
WO 2014197963A1 · 2014 [cited by applicant]
WO 2022177975A1 · 2022 [cited by applicant]
Office Action for U.S. Appl. No. 17/673,343 dated Aug. 19, 2022. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,628 dated May 18, 2023. [cited by applicant]
“Lava Trading Deploys Foundry”, Light Reading, 2004, pp. 1-3. [cited by applicant]
ACTEL White Paper, “Flash FPGAs in the Value-Based Market”, 2005, pp. 1-9. [cited by applicant]
Altera White Paper, “Accelerating High-Performance Computing with FPGAs”, Altera Corporation, Oct. 2007, pp. 1-8, Version 1.1. [cited by applicant]
Compton et al., “Configurable Computing: A Survey of Systems and Software”, Northwestern University, Dept. of ECE, Technical Report, 1999, pp. 1-39. [cited by applicant]
Gokhale et al., “Reconfigurable Computing: Accelerating Computation With Field-Programmable Gate Arrays”, 2005, pp. 1-247, Springer. [cited by applicant]
Huang et al., “Automated Trading Systems Statistical and Machine Learning Methods and Hardware Implementation: A Survey”, Enterprise Information Systems, 2019, pp. 132-144, vol. 13, No. 1. [cited by applicant]
International Search Report and Written Opinion for PCT/US2022/016578 dated Jun. 29, 2022. [cited by applicant]
Manahov, “High-Frequency Trading Order Cancellations and Market Quality: Is Stricter Regulation the Answer”, Int. J. Fin Econ., 2021, pp. 5385-5407, vol. 26. [cited by applicant]
New York Stock Exchange, “XDP Integrated Feed Client Specification”, Oct. 2019, pp. 1-31, Version 2.3a. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,328 dated Jul. 28, 2022. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,485 dated Jul. 11, 2022. [cited by applicant]
Roger et al., “A Comprehensive Survey on Parallelization and Elasticity in Stream Processing”, ACM Computing Surveys, 2019, pp. 1-37, vol. 1, No. 1. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/673,628 mailed Jan. 6, 2025. [cited by applicant]
Carr et al., “Volatility Derivatives”, Annual Review of Financial Economics, 2009, pp. 319-339. [cited by applicant]
Extended European search report and opinion for EP application 22756825.0 dated Sep. 5, 2024. [cited by applicant]
Gerlein et al: “Multi-agent pre-trade analysis acceleration in FPGA”, 2014 IEEE Conference on Computational Intelligence for Financial Engineering & Economics (CIFER), Mar. 27, 2014, pp. 262-269. [cited by applicant]
International Preliminary Report on Patentability for PCT/US2022/016578 dated Aug. 31, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,573 dated Aug. 1, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,557 dated Sep. 30, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,573 dated Oct. 24, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,628 dated Jul. 24, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,557 dated Dec. 22, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,580 dated Dec. 5, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,610 dated Dec. 7, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/673,628 dated Nov. 24, 2023. [cited by applicant]
Prosecution History for U.S. Appl. No. 17/673,442, filed Feb. 16, 2022, now U.S. Pat. No. 11,551,302. [cited by applicant]
Prosecution History for U.S. Appl. No. 17/673,485, filed Feb. 16, 2022, now U.S. Pat. No. 11,631,135. [cited by applicant]
Zhang et al., “QuantCloud: Enabling Big Data Complex Event Processing for Quantitative Finance Through a Data-Driven Execution”, IEEE Transactions on Big Data, Dec. 1, 2019, pp. 564-575, vol. 5, No. 4. [cited by applicant]