IP Library Granted Patent US 12,374,625
Granted Patent B2
US 12,374,625 · App. 17/355,726 · Granted Jul 29, 2025

Microelectronic assemblies having topside power delivery structures

Inventors: Bernd Waidhas (Pettendorf, DE); Carlton Hanna (Santa Clara, CA); Stephen Morein (San Jose, CA); Lizabeth Keser (San Diego, CA); Georg Seidemann (Landshut, DE)
Assignee: Intel Corporation
H01L23/5384H01L23/36H01L23/50H01L23/5222H01L23/5227H01L23/5385H01L23/5386H05K1/0262H05K1/0254H05K2201/09609
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,374,625
App. No.
17/355,726
Granted
Jul 29, 2025
Kind
B2
Abstract

Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic assembly may include a package substrate, having a surface, including a first conductive pathway electrically coupled to a power source; an insulating material on the surface of the package substrate; a first microelectronic component, having a first surface facing the package substrate and an opposing second surface, embedded in the insulating material; a second microelectronic component, having a first surface facing the package substrate and an opposing second surface, embedded in the insulating material; a redistribution layer on the insulating material including a second conductive pathway electrically coupled to the second surface of the second microelectronic component and the second surface of the first microelectronic component; and a wire bond electrically coupling the first and the second conductive pathways.

Claims (23)

1. A microelectronic assembly, comprising:

a circuit board including a power source;

a package substrate, having a first surface and an opposing second surface, on the circuit board with the first surface facing the circuit board and including a first conductive pathway electrically coupled to the power source;

a first microelectronic component, having a first surface and an opposing second surface, embedded in a mold material on the second surface of the package substrate;

a through-mold via (TMV), positioned along a perimeter of the mold material, extending through the mold material and electrically coupled to the first conductive pathway;

a redistribution layer (RDL), having a first surface and an opposing second surface, on the mold material with the first surface facing the mold material, including a second conductive pathway electrically coupled to the TMV;

a second microelectronic component at the second surface of the RDL and electrically coupled to the second conductive pathway, wherein the second conductive pathway electrically couples the TMV, the second microelectronic component, and the second surface of the first microelectronic component; and

a third microelectronic component at the second surface of the RDL and electrically coupled to the second conductive pathway, wherein the third microelectronic component is an inductor.

2. The microelectronic assembly of claim 1 , wherein the first microelectronic component is a central processing unit, a graphics processing unit, a digital signal processor, an application specific integrated circuit, a server processor, or a crypto processor.

3. The microelectronic assembly of claim 1 , wherein the second microelectronic component is a voltage regulator.

4. The microelectronic assembly of claim 1 , further comprising:

a heat transfer structure at the second surface of the RDL.

5. The microelectronic assembly of claim 3 , wherein the voltage regulator is configured to convert a low current high voltage signal to a low voltage high current signal.

6. The microelectronic assembly of claim 1 , further comprising:

a capacitive element at the first surface of the package substrate and electrically coupled to the first conductive pathway.

7. A microelectronic assembly, comprising:

a circuit board including a power source;

a package substrate, having a first surface and an opposing second surface, on the circuit board with the first surface facing the circuit board and including a first conductive pathway electrically coupled to the power source;

a first microelectronic component, having a first surface and an opposing second surface, embedded in a mold material on the second surface of the package substrate;

a through-mold via (TMV), positioned along a perimeter of the mold material, extending through the mold material and electrically coupled to the first conductive pathway;

a redistribution layer (RDL), having a first surface and an opposing second surface, on the mold material with the first surface facing the mold material, including a second conductive pathway electrically coupled to the TMV;

a second microelectronic component at the second surface of the RDL and electrically coupled to the second conductive pathway, wherein the second conductive pathway electrically couples the TMV, the second microelectronic component, and the second surface of the first microelectronic component, wherein the second microelectronic component has a first surface at the second surface of the RDL and an opposing second surface; and

a third microelectronic component at the second surface of the second microelectronic component and electrically coupled to the second conductive pathway, wherein the third microelectronic component is an inductor.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE FIRST NAME OF THE 4TH INVENTOR PREVIOUSLY RECORDED AT REEL: 57010 FRAME: 801. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 18, 2024
From: WAIDHAS, BERND; HANNA, CARLTON; MOREIN, STEPHEN; KESER, LIZABETH; SEIDEMANN, GEORG
To: INTEL CORPORATION
Reel/Frame 069208/0047 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FOURTH INVENTOR'S NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 056863 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 19, 2021
From: WAIDHAS, BERND; HANNA, CARLTON; MOREIN, STEPHEN; KESER, LIZBETH; SEIDEMANN, GEORG
To: INTEL CORPORATION
Reel/Frame 057010/0801 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2021
From: WAIDHAS, BERND; HANNA, CARLTON; MOREIN, STEPHEN; KESSER, LIZBETH; SEIDEMANN, GEORG
To: INTEL CORPORATION
Reel/Frame 056863/0001 →
Continuity (1)
Related Publication 20220415805A1 · Dec 29, 2022
References Cited (30)
US 5574630A · Kresge et al. · 1996 [cited by applicant]
US 6873529B2 · Ikuta et al. · 2005 [cited by applicant]
US 6961245B2 · Ikuta et al. · 2005 [cited by applicant]
US 7173842B2 · Isenberger et al. · 2007 [cited by applicant]
US 7245507B2 · DiBene et al. · 2007 [cited by applicant]
US 7279795B2 · Periaman et al. · 2007 [cited by applicant]
US 7517787B2 · Agraharam et al. · 2009 [cited by applicant]
US 7786591B2 · Khan et al. · 2010 [cited by applicant]
US 8089777B2 · Negishi · 2012 [cited by applicant]
US 8294252B1 · Patel · 2012 [cited by applicant]
US 8363402B2 · Brunschwiler et al. · 2013 [cited by applicant]
US 8890628B2 · Nair et al. · 2014 [cited by applicant]
US 9633974B2 · Zhai et al. · 2017 [cited by applicant]
US 9679801B2 · Lai et al. · 2017 [cited by applicant]
US 9831148B2 · Yu et al. · 2017 [cited by applicant]
US 10236209B2 · Sharan et al. · 2019 [cited by applicant]
US 10950550B2 · Qian et al. · 2021 [cited by applicant]
US 10985154B2 · Lee et al. · 2021 [cited by applicant]
US 20040188813A1 · Agraharam et al. · 2004 [cited by applicant]
US 20140110788A1 · Cho · 2014 [cited by examiner]
US 20140225248A1 · Henderson et al. · 2014 [cited by applicant]
US 20160358848A1 · Meyer et al. · 2016 [cited by applicant]
US 20170284636A1 · Dittes et al. · 2017 [cited by applicant]
US 20180286815A1 · Qi et al. · 2018 [cited by applicant]
US 20190333876A1 · Yudanov · 2019 [cited by applicant]
US 20200043891A1 · Yu · 2020 [cited by examiner]
US 20200321275A1 · Haba et al. · 2020 [cited by applicant]
US 20210005592A1 · Lee · 2021 [cited by examiner]
US 20210111147A1 · Liff et al. · 2021 [cited by applicant]
US 20210208649A1 · Ji · 2021 [cited by examiner]