IP Library Granted Patent US 12,401,330
Granted Patent B2
US 12,401,330 · App. 18/193,171 · Granted Aug 26, 2025

Audio circuit

Inventor: Mitsuteru Sakai (Kyoto, JP)
Assignee: ROHM CO., LTD.
H03F3/217H03F3/45479H03K4/06H03K5/26H03K19/017509H04R3/04H03F2200/03H04R2499/13
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,401,330
App. No.
18/193,171
Granted
Aug 26, 2025
Kind
B2
Abstract

A class D amplifier circuit receives an analog audio signal with a first reference voltage as its center level, and outputs an output pulse signal having a duty cycle that corresponds to the analog audio signal. A bias circuit generates a second reference voltage having a voltage level obtained as a division of the first reference voltage and the power supply voltage. A periodic voltage generating circuit of the class D amplifier circuit generates a periodic voltage having a triangle waveform or otherwise a sawtooth waveform having an amplitude that corresponds to the second reference voltage.

Claims (52)

1. An audio circuit comprising:

a class D amplifier circuit structured to receive an analog audio signal with a first reference voltage as a center level, and to output an output pulse signal having a duty cycle that corresponds to the analog audio signal; and

a bias circuit structured to generate a second reference voltage having a voltage level obtained by dividing the first reference voltage and a power supply voltage,

wherein the class D amplifier circuit comprises:

an integrator structured to receive the analog audio signal and a feedback signal that corresponds to the output pulse signal;

a periodic voltage generating circuit structured to generate a periodic voltage having a triangle waveform or a sawtooth waveform;

a Pulse Width Modulation (PWM) comparator structured to compare an output of the integrator with the periodic voltage;

a bridge circuit structured to receive a supply of the power supply voltage; and

a driver structured to drive the bridge circuit according to an output of the PWM comparator,

wherein the integrator comprises:

a first operational amplifier structured to receive the second reference voltage via a non-inverting input terminal;

a first resistor structured such that the analog audio signal is input to one end thereof, and the other end thereof is coupled to an inverting input terminal of the first operational amplifier; and

a second resistor structured such that the feedback signal is input to one end thereof, and the other end thereof is coupled to the inverting input terminal of the first operational amplifier,

and wherein the periodic voltage generating circuit generates a periodic voltage having an amplitude that corresponds to the second reference voltage,

wherein the periodic voltage generating circuit comprises:

a clock generating circuit structured to generate a first clock signal with an amplitude having a voltage level that is twice that of the second reference voltage; and

a triangle wave generating circuit structured to generate the periodic voltage based on the first clock signal.

2. The audio circuit according to claim 1 , wherein the clock generating circuit comprises:

a level shift circuit structured to receive a second clock signal having a frequency that is twice that of the periodic voltage, and to shift a high level voltage of the second clock signal to a voltage level that is twice that of the second reference voltage; and

a frequency divider structured to divide a frequency of a third clock signal level-shifted by the level shift circuit by 2, so as to generate the first clock signal.

3. The audio circuit according to claim 2 , wherein the frequency divider comprises a flip-flop.

4. The audio circuit according to claim 1 , wherein the triangle wave generating circuit comprises:

a second operational amplifier;

a third resistor structured such that the first clock signal is received via one end thereof, and the other end thereof is coupled to an inverting input terminal of the second operational amplifier;

a first capacitor provided between an output terminal of the second operational amplifier and the inverting input terminal of the second operational amplifier;

a third operational amplifier structured such that the second reference voltage is received via a non-inverting input terminal thereof, and an output terminal thereof is coupled to a non-inverting input terminal of the second operational amplifier;

a fourth resistor structured such that one end thereof is coupled to the output terminal of the second operational amplifier, and the other end thereof is coupled to an inverting input terminal of the third operational amplifier; and

a second capacitor provided between an output terminal of the third operational amplifier and the inverting input terminal of the third operational amplifier,

and wherein an output voltage of the second operational amplifier is employed as the periodic voltage.

5. The audio circuit according to claim 1 , monolithically integrated on a single substrate.

6. An in-vehicle audio system comprising:

a speaker; and

the audio circuit according to claim 1 , structured to drive the speaker.

7. An electronic device provided with the audio circuit according to claim 1 .

8. An audio circuit comprising:

a class D amplifier circuit structured to receive an analog audio signal with a first reference voltage as a center level, and to output an output pulse signal having a duty cycle that corresponds to the analog audio signal; and

a bias circuit structured to generate a second reference voltage having a voltage level obtained by dividing the first reference voltage and a power supply voltage,

wherein the class D amplifier circuit comprises:

an integrator structured to receive the analog audio signal and a feedback signal that corresponds to the output pulse signal;

a periodic voltage generating circuit structured to generate a periodic voltage having a triangle waveform or a sawtooth waveform;

a Pulse Width Modulation (PWM) comparator structured to compare an output of the integrator with the periodic voltage;

a bridge circuit structured to receive a supply of the power supply voltage; and

a driver structured to drive the bridge circuit according to an output of the PWM comparator,

wherein the integrator comprises:

a first operational amplifier structured to receive the second reference voltage via a non-inverting input terminal;

a first resistor structured such that the analog audio signal is input to one end thereof, and the other end thereof is coupled to an inverting input terminal of the first operational amplifier; and

a second resistor structured such that the feedback signal is input to one end thereof, and the other end thereof is coupled to the inverting input terminal of the first operational amplifier,

and wherein the periodic voltage generating circuit generates a periodic voltage having an amplitude that corresponds to the second reference voltage,

wherein the bias circuit comprises:

a first voltage dividing circuit structured to generate a midpoint voltage that is ½ times the power supply voltage; and

a second voltage dividing circuit structured to divide the first reference voltage and the midpoint voltage,

wherein the second voltage dividing circuit has a voltage dividing ratio that is equal to a gain of the class D amplifier circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2023
From: SAKAI, MITSUTERU
To: ROHM CO., LTD.
Reel/Frame 063176/0814 →
Priority Claims (1)
JP 2020-166165 · Sep 30, 2020 · national
Continuity (2)
Continuation PCTJP2021031523 · Aug 27, 2021
Related Publication 20230238926A1 · Jul 27, 2023
References Cited (5)
JP 2012029185A · 2012 [cited by applicant]
JP 5618776B2 · 2014 [cited by applicant]
JP 2016046544A · 2016 [cited by applicant]
International Search Report for International Application No. PCT/JP2021/031523; Date of Mailing, Oct. 19, 2021; and IPRP Issued on Mar. 28, 2023 with Written Opinion of the ISA; date of Mailing, Oct. 19, 2021. [cited by applicant]
JPO Notification of Reason(s) for Refusal for corresponding JP Application No. 2022-553552; issued Mar. 11, 2025. [cited by applicant]
Cited By (1)
US 12,562,295