IP Library Granted Patent US 12,401,554
Granted Patent B2
US 12,401,554 · App. 18/655,034 · Granted Aug 26, 2025

Demodulator for an isolation communication channel for dual communication

Inventors: Carlos Jesus Briseno-Vidrios (Austin, TX); Michael R. May (Austin, TX); Patrick De Bakker (Hollis, NH)
Assignee: Skyworks Solutions, Inc.
H04L27/06H03K17/56H03M1/38
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,401,554
App. No.
18/655,034
Granted
Aug 26, 2025
Kind
B2
Abstract

An integrated circuit includes a demodulator to demodulate a signal simultaneously transmitted over an isolation communication channel and obtain gate information and configuration information. The demodulator includes a gate demodulation path and a configuration demodulation path. The received signal oscillates at a first frequency to represent a first state, oscillates at different frequencies to represent a seconds state, oscillates at a third frequency (or third and fourth frequencies), which are lower than the first frequency, to represent a third state, and the received signal is steady state to represent a fourth state. The gate demodulation path detects the first and second states. The configuration demodulation path includes first and second sub-demodulation paths. An envelope detector in the first sub-demodulation path detects the second state and the second sub-demodulation path detects the third state. The configuration demodulation paths uses an output of the gate demodulation path.

Claims (24)

1. A method comprising:

receiving a signal transmitted across an isolation communication channel, the received signal oscillates at different frequencies to indicate gate information and different configuration states; and

demodulating the received signal to determine the gate information contained in the received signal and detecting an envelope to determine the different configuration states contained in the received signal.

2. The method of claim 1 further comprising demodulating the received signal in a configuration demodulation path to determine the different configuration states.

3. The method of claim 2 further comprising demodulating the received signal as an on-off keying signal in the configuration demodulation path.

4. The method of claim 2 wherein an output of the configuration demodulation path is determined, at least in part, by an output of a gate demodulation path.

5. The method of claim 2 wherein the configuration demodulation path includes a first sub-demodulation path and a second sub-demodulation path.

6. The method of claim 5 wherein the configuration demodulation path includes an on-off keying demodulator in the first sub-demodulation path.

7. The method of claim 2 further comprising demodulating the received signal in a first sub-demodulation path of the configuration demodulation path to detect the envelope to determine the different configuration states, presence of the envelope indicating one of four states and indicating the received signal is changing at least between a first frequency and a second frequency at a third frequency.

8. The method of claim 7 further comprising demodulating the received signal in a second sub-demodulation path of the configuration demodulation path to determine a frequency associated with the received signal and determining the received signal to be in one of four states based on the frequency.

9. The method of claim 1 further comprising demodulating the received signal to determine gate information contained in the received signal.

10. The method of claim 9 further comprising demodulating the received signal in a configuration demodulation path to detect the configuration information based at least on part on the gate information.

11. An apparatus comprising:

one or more input terminals to receive a signal transmitted across an isolation communication channel, the received signal oscillates at different frequencies to indicate gate information and different configuration states; and

a demodulator circuit coupled to the one or more input terminals to demodulate the received signal to obtain the gate information contained in the received signal, the demodulator circuit including an envelope detector that determines the different configuration states contained in the received signal.

12. The apparatus of claim 11 wherein the demodulator circuit further comprises a configuration demodulation path that determines the different configuration states.

13. The apparatus of claim 12 wherein the demodulator circuit demodulates the received signal as an on-off keying signal in the configuration demodulation path.

14. The apparatus of claim 12 wherein an output of the configuration demodulation path is determined, at least in part, by an output of a gate demodulation path.

15. The apparatus of claim 12 wherein the configuration demodulation path includes a first sub-demodulation path and a second sub-demodulation path.

16. The apparatus of claim 15 wherein the configuration demodulation path includes an on-off keying demodulator in the first sub-demodulation path.

17. The apparatus of claim 12 further comprising in a first sub-demodulation path in the configuration demodulation path to detect an envelope to determine the different configuration states, presence of the envelope indicating one of four states and indicating the received signal is changing at least between a first frequency and a second frequency at a third frequency.

18. The apparatus of claim 17 further wherein comprising a second sub-demodulation path of the configuration demodulation path to determine a frequency associated with the received signal and determining the received signal to be in one of four states based on the frequency.

19. The apparatus of claim 11 wherein the demodulator circuit further demodulates the received signal to determine gate information contained in the received signal.

20. The apparatus of claim 19 wherein the demodulator circuit further detects the different configuration states based at least on part on the gate information.

Continuity (3)
Continuation 17991495 · Nov 21, 2022
Continuation 17066242 · Oct 8, 2020
Related Publication 20240291699A1 · Aug 29, 2024
References Cited (90)
US 6100717A · May · 2000 [cited by applicant]
US 6611553B1 · Scott et al. · 2003 [cited by applicant]
US 7701731B2 · Dhuyvetter et al. · 2010 [cited by applicant]
US 7864546B2 · Dhuyvetter et al. · 2011 [cited by applicant]
US 8064872B2 · Dupuis · 2011 [cited by applicant]
US 8462003B2 · Ng et al. · 2013 [cited by applicant]
US 8847503B2 · Chang et al. · 2014 [cited by applicant]
US 9000675B2 · Chang et al. · 2015 [cited by applicant]
US 9584147B2 · Glibbery et al. · 2017 [cited by applicant]
US 9608623B1 · Kandah et al. · 2017 [cited by applicant]
US 9812989B1 · Dupuis · 2017 [cited by applicant]
US 9966837B1 · Seaton · 2018 [cited by applicant]
US 10097166B1 · Ludicky · 2018 [cited by applicant]
US 10097338B1 · Ng · 2018 [cited by applicant]
US 10651752B1 · Liu et al. · 2020 [cited by applicant]
US 11050369B2 · Schneider · 2021 [cited by applicant]
US 11121892B2 · Pinto et al. · 2021 [cited by applicant]
US 11418179B2 · Ding · 2022 [cited by applicant]
US 11539559B2 · Briseno-Vidrios et al. · 2022 [cited by applicant]
US 11575305B2 · May et al. · 2023 [cited by applicant]
US 11888658B2 · Briseno-Vidrios et al. · 2024 [cited by applicant]
US 11962233B2 · May et al. · 2024 [cited by applicant]
US 12034577B2 · Briseno-Vidrios et al. · 2024 [cited by applicant]
US 12218576B2 · May et al. · 2025 [cited by applicant]
US 20030040289A1 · Collin et al. · 2003 [cited by applicant]
US 20030215020A1 · Dong et al. · 2003 [cited by applicant]
US 20050036247A1 · Liu · 2005 [cited by applicant]
US 20060008075A1 · Scott et al. · 2006 [cited by applicant]
US 20060291589A1 · Eliezer et al. · 2006 [cited by applicant]
US 20070242780A1 · May et al. · 2007 [cited by applicant]
US 20080025450A1 · Alfano et al. · 2008 [cited by applicant]
US 20080192509A1 · Dhuyvetter et al. · 2008 [cited by applicant]
US 20080218258A1 · Crawley · 2008 [cited by examiner]
US 20090017773A1 · Dupuis et al. · 2009 [cited by applicant]
US 20090147545A1 · Melanson · 2009 [cited by applicant]
US 20090206817A1 · Ng et al. · 2009 [cited by applicant]
US 20090212759A1 · Melanson · 2009 [cited by applicant]
US 20090213914A1 · Dong et al. · 2009 [cited by applicant]
US 20090243765A1 · Blanke et al. · 2009 [cited by applicant]
US 20100052826A1 · Callahan et al. · 2010 [cited by applicant]
US 20100118918A1 · Dupuis · 2010 [cited by applicant]
US 20130009674A1 · Reese et al. · 2013 [cited by applicant]
US 20130099817A1 · Haigh · 2013 [cited by applicant]
US 20130264961A1 · Chang et al. · 2013 [cited by applicant]
US 20130278438A1 · Mueck · 2013 [cited by applicant]
US 20130279611A1 · Mueck et al. · 2013 [cited by applicant]
US 20140049297A1 · Nagai et al. · 2014 [cited by applicant]
US 20140169038A1 · Kamath et al. · 2014 [cited by applicant]
US 20140328427A1 · Chang et al. · 2014 [cited by applicant]
US 20150171901A1 · Dupuis et al. · 2015 [cited by applicant]
US 20150180228A1 · Mills et al. · 2015 [cited by applicant]
US 20150234415A1 · Sicard et al. · 2015 [cited by applicant]
US 20160056829A1 · Glibbery et al. · 2016 [cited by applicant]
US 20170033603A1 · Peter et al. · 2017 [cited by applicant]
US 20180013419A1 · Imanishi et al. · 2018 [cited by applicant]
US 20180062678A1 · Ragonese et al. · 2018 [cited by applicant]
US 20180109256A1 · Burton et al. · 2018 [cited by applicant]
US 20190215920A1 · Clauberg et al. · 2019 [cited by applicant]
US 20190222107A1 · Morokuma et al. · 2019 [cited by applicant]
US 20190222126A1 · Parisi et al. · 2019 [cited by applicant]
US 20190229603A1 · Dubois et al. · 2019 [cited by applicant]
US 20190267985A1 · Li et al. · 2019 [cited by applicant]
US 20190348355A1 · May et al. · 2019 [cited by applicant]
US 20190355506A1 · Fei et al. · 2019 [cited by applicant]
US 20190386651A1 · Ying et al. · 2019 [cited by applicant]
US 20200076416A1 · Bang et al. · 2020 [cited by applicant]
US 20200266718A1 · Liu et al. · 2020 [cited by applicant]
US 20210036662A1 · Al-Shyoukh · 2021 [cited by applicant]
US 20210250021A1 · Bang et al. · 2021 [cited by applicant]
US 20220014016A1 · Jin · 2022 [cited by applicant]
US 20220115941A1 · May et al. · 2022 [cited by applicant]
US 20220116249A1 · Briseno-Vidrios et al. · 2022 [cited by applicant]
US 20220116250A1 · Briseno-Vidrios et al. · 2022 [cited by applicant]
US 20220311433A1 · Miatton et al. · 2022 [cited by applicant]
US 20220385258A1 · Zhan et al. · 2022 [cited by applicant]
US 20230117387A1 · Morici et al. · 2023 [cited by applicant]
US 20230208688A1 · Briseno-Vidrios et al. · 2023 [cited by applicant]
US 20230216717A1 · Bendotti et al. · 2023 [cited by applicant]
US 20230387782A1 · May et al. · 2023 [cited by applicant]
US 20240113924A1 · Briseno-Vidrios et al. · 2024 [cited by applicant]
US 20240348146A1 · May et al. · 2024 [cited by applicant]
JP 2014207668 · 2014 [cited by applicant]
WO WO2022076682 · 2022 [cited by applicant]
Analog Devices, “Single Gate, Adjustable Slew Rate, Isolated Gate Driver, 3 A Short-Circuit (<3 Q),” ADuM4122 Data Sheet, downloaded from https://www.analog.com/en/search.html?q=adum4122, Jun. 16, 2020, 18 pages. [cited by applicant]
Frank, et al., “Real-Time Adjustable Gate Current Control IC Solves DV/DT Problems in Electric Drives,” PCIM Europe, May 20-24, 2014, Infineon Technologies AG Germany, ISPN 978-3-8007-3603-4, pp. 98-104. [cited by applicant]
Infineon, EiceDRIVER™ High Voltage Gate Driver IC With Reinforced Isolation, Final Data Sheet Revision 2.1, Oct. 22, 2018, 34 pages. [cited by applicant]
Silicon Labs, “AN1009: Driving MOSFET and IGBT Switches Using the Si828x,” Rev. 0.1, downloaded from https://www.silabs.com/ ... /AN1009-driving-mosfet-and-igbt-switches-using-the-si828x on Aug. 28, 2020, 22 pages. [cited by applicant]
International Search Report and Written Opinion, re Application No. PCT/US2021/053967, mailed Jan. 27, 2022. [cited by applicant]
International Preliminary Report on Patentability, re Application No. PCT/US2021/053967, mailed Mar. 28, 2023. [cited by applicant]
U.S. Appl. No. 17/991,495, filed Nov. 21, 2022. [cited by applicant]