IP Library Granted Patent US 12,413,154
Granted Patent B2
US 12,413,154 · App. 18/509,208 · Granted Sep 9, 2025

Control circuit for synchronous rectification switch of power converter

Inventors: Che-Hao Meng (Hsinchu, TW); Chien Lung Li (Hsinchu County, TW); Chia-Hsien Liu (Hsinchu County, TW)
Assignee: Power Forest Technology Corporation
H02M3/33592H02M1/0012
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,413,154
App. No.
18/509,208
Granted
Sep 9, 2025
Kind
B2
Abstract

A control circuit for a synchronous rectification switch of a power converter is provided. The synchronous rectification switch and a transformer of the power converter are coupled to a connection node. The control circuit includes a first logic circuit, an integrating circuit, a setting comparator, a logic gate, and a second logic circuit. The first logic circuit provides a detection signal according to a detection voltage on the connection node. The integrating circuit performs an accumulation operation on the integrated voltage value based on the detection signal to generate a setting pulse. The setting comparator provides a comparison signal according to the detection voltage and a first predetermined voltage. The logic gate outputs a setting signal according to the setting pulse and the comparison signal. The second logic circuit continuously provides a turn-on control signal in response to the setting signal. The synchronous rectification switch is turned on in response to the turn-on control signal.

Claims (38)

1. A control circuit for a synchronous rectification switch of a power converter, wherein the synchronous rectification switch and a transformer of the power converter are coupled to a connection node, the control circuit comprising:

a first logic circuit, coupled to the connection node, and configured to receive a detection voltage on the connection node, and provide a detection signal according to the detection voltage;

an integrating circuit, coupled to the first logic circuit, and configured to perform an accumulation operation on an integrated voltage value based on the detection signal, and discharge the integrated voltage value when the integrated voltage value rises to a predetermined value, so as to generate a setting pulse;

a setting comparator, configured to receive the detection voltage and a first predetermined voltage, and provide a comparison signal according to a comparison result of the detection voltage and the first predetermined voltage;

a logic gate, coupled to the integrating circuit and the setting comparator, and configured to output a setting signal according to the setting pulse and the comparison signal; and

a second logic circuit, coupled to the logic gate, and configured to continuously provide a turn-on control signal in response to the setting signal,

wherein the synchronous rectification switch is turned on in response to the turn-on control signal.

2. The control circuit as claimed in claim 1 , wherein the first logic circuit is an inverter.

3. The control circuit as claimed in claim 1 , wherein

when the detection voltage is lower than the first predetermined voltage, the setting comparator provides the comparison signal with a first logic value, and

when the detection voltage is higher than or equal to the first predetermined voltage, the setting comparator provides the comparison signal with a second logic value.

4. The control circuit as claimed in claim 3 , wherein

the first logic value is a high logic value,

the second logic value is a low logic value,

the logic gate is an AND gate, and

when the comparison signal has the first logic value, the logic gate outputs the setting signal.

5. The control circuit as claimed in claim 4 , further comprising:

a reset comparator, configured to receive the detection voltage and a second predetermined voltage, and configured to provide a reset signal based on a comparison result of the detection voltage and the second predetermined voltage,

wherein the second logic circuit provides a turn-off control signal in response to the reset signal,

wherein the synchronous rectification switch is turned off in response to the turn-off control signal, and

wherein the first predetermined voltage is lower than the second predetermined voltage.

6. The control circuit as claimed in claim 5 , wherein:

when the detection voltage is higher than the second predetermined voltage, the reset comparator provides the reset signal with the first logic value, and

when the detection voltage is lower than or equal to the second predetermined voltage, the reset comparator provides the reset signal with the second logic value.

7. The control circuit as claimed in claim 6 , wherein:

the second logic circuit is an SR flip-flop,

the second logic circuit has a setting input terminal, a reset input terminal, and an output terminal,

the setting input terminal is coupled to an output terminal of the logic gate,

the reset input terminal is coupled to an output terminal of the reset comparator, and

the output terminal is coupled to a control terminal of the synchronous rectifier switch.

8. The control circuit as claimed in claim 1 , wherein the power converter comprises:

an adjustment circuit, coupled to the integrating circuit, and configured to adjust the predetermined value according to a setting resistance value.

9. The control circuit as claimed in claim 8 , wherein the adjustment circuit comprises:

a resistance value generating circuit, configured to provide the setting resistance value.

10. The control circuit as claimed in claim 1 , wherein the integrating circuit comprises:

a charge accumulation circuit, coupled to the first logic circuit, and configured to use the detection signal to perform charging to increase the integrated voltage value;

a comparison circuit, coupled to the charge accumulation circuit, and configured to compare the integrated voltage value with the predetermined value, and provide a discharge signal when the integrated voltage value rises to the predetermined value; and

a pull-down circuit, coupled to the charge accumulation circuit and the comparison circuit, and configured to pull down the integrated voltage value in response to the discharge signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 20, 2023
From: MENG, CHE-HAO; LI, CHIEN LUNG; LIU, CHIA-HSIEN
To: POWER FOREST TECHNOLOGY CORPORATION
Reel/Frame 065625/0922 →
Priority Claims (1)
TW 112137134 · Sep 27, 2023 · national
Continuity (1)
Related Publication 20250105754A1 · Mar 27, 2025
References Cited (12)
US 8976547B2 · Ren · 2015 [cited by examiner]
US 10056845B1 · Chu · 2018 [cited by applicant]
US 10312799B1 · Turchi et al. · 2019 [cited by applicant]
US 10432104B2 · Li et al. · 2019 [cited by applicant]
US 10819211B2 · Yang · 2020 [cited by examiner]
US 11581804B1 · Langeslag · 2023 [cited by examiner]
US 20060018135A1 · Yang et al. · 2006 [cited by applicant]
CN 103368394 · 2013 [cited by applicant]
CN 103546047 · 2016 [cited by applicant]
CN 107276434 · 2017 [cited by applicant]
CN 215580941 · 2022 [cited by applicant]
“Office Action of Taiwan Counterpart Application”, issued on Sep. 11, 2024, p. 1-p. 9. [cited by applicant]