IP Library Granted Patent US 12,413,233
Granted Patent B1
US 12,413,233 · App. 19/226,394 · Granted Sep 9, 2025

4-bit synchronous counter IC with ripple carry-out, loading capability, and integrated MOD-10 reset functionality

Inventor: Abdullah S. Almekhyal (Safat, KW)
Assignee: KUWAIT UNIVERSITY
H03K21/38H03K21/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,413,233
App. No.
19/226,394
Granted
Sep 9, 2025
Kind
B1
Abstract

A multi-bit binary counter outputs a predetermined binary number of bits reflecting a number of times of triggering an input pin, and providing a binary counter output having a decimal equivalent. A multi-bit binary counter is implemented as a multi-bit synchronous counter IC chip with a ripple carry-out pin and loading functionality. An active output count indication pin is connected to cause the IC to transition states, such as from a HIGH state to a LOW state, when the counter output's decimal equivalent exceeds single-digit numbers. In one configuration, the counter functions selectively as a MOD-10 (decade) or MOD-16 binary counter.

Claims (27)

1. A 4-bit synchronous counter integrated circuit (IC), comprising:

four binary output pins configured to output a 4-bit count representing the number of input triggers;

a clock input pin configured to increment the count on a rising edge trigger;

a clear (CLR) input pin configured to reset the output to zero when a LOW signal is applied;

a ripple carry-out (RCO) output pin configured to indicate when the counter output reaches a maximum binary count (16 counts);

a load input pin configured to load a user-defined 4-bit starting value from data inputs (A, B, C, D) into the counter on the next clock pulse; and

an active-low output pin (C10) configured to transition from HIGH to LOW when the count exceeds a single decimal digit.

2. The IC of claim 1 , wherein the active-low output pin is externally connectable to the CLR pin to automatically reset the count at 1010, thereby configuring the IC to operate as a MOD-10 counter.

3. The IC of claim 1 , wherein the RCO pin is externally connectable to the CLR pin to automatically reset the count at 1111 (decimal 15), thereby configuring the IC to operate as a MOD-16 counter.

4. The IC of claim 1 , wherein the counter has a capability of cascading with one or more similar counters through its RCO pin to extend the counting range exponentially.

5. The IC of claim 1 , wherein the active-low output pin facilitates integration with seven-segment display driver circuits requiring MOD-10 input, by signaling a reset condition when the count exceeds 9.

6. The IC of claim 1 , wherein the counter operates with a standard 16-pin dual in-line package (DIP), maintaining conventional footprint compatibility while incorporating additional functionality.

7. The IC of claim 1 , further comprising:

an enable (EN) pin configured to enable or disable counting based on its logic level,

wherein the counter's output pins (Q0-Q3) reflect a user-loaded 4-bit binary value upon activation of the load input pin, bypassing sequential counting from zero.

8. The IC of claim 1 , wherein the state of the active-low output pin provides a conditionally active-low signal that enables integration with other control systems that respond to logic-level transitions for reset operations.

9. A method of operating the 4-bit synchronous counter IC of claim 1 , comprising:

connecting the active-low output pin to the CLR pin to enable automatic reset at count=1010; or

connecting the RCO pin to the CLR pin to enable automatic reset at count=1111,

wherein the user may select between MOD-10 and MOD-16 operation modes.

10. A multi-bit binary counter embodied in an integrated circuit chip (IC), that outputs a predetermined binary number of bits reflecting a number of times of triggering an input means, and providing a binary counter output having a decimal equivalent, the multi-bit binary counter comprising:

the multi-bit counter implemented as a multi-bit synchronous counter IC chip with a ripple carry-out means and loading functionality; and

active output connection means to cause the IC to transition from a HIGH state to a LOW state when the counter output's decimal equivalent exceeds single-digit numbers; and

said active output connection means transitioning between the from a HIGH state to the LOW state when the counter output's decimal equivalent exceeds predetermined single-digit numbers to enable the IC to function selectively as a MOD10 (decade) or MOD16 binary counter,

wherein said active output connection means facilitates integration with applications using MOD-10, applications using MOD16 displays and applications using single-digit seven-segment displays,

wherein, said active output connection means executes a clear (CLR) signal on the counter to enable automatic reset when the count exceeds a predetermined count,

and wherein said active output connection means enables automatic reset when a count exceeds a predetermined single digit to reduce system complexity.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2025
From: ALMEKHYAL, ABDULLAH S.
To: KUWAIT UNIVERSITY
Reel/Frame 071311/0272 →
References Cited (16)
US 4264864A · Takeda · 1981 [cited by examiner]
US 5454018A · Hopkins · 1995 [cited by applicant]
US 5719798A · Lutz · 1998 [cited by examiner]
US 6057719A · Austin · 2000 [cited by examiner]
US 6282255B1 · La Rosa · 2001 [cited by examiner]
US 6434588B1 · Kim · 2002 [cited by examiner]
US 6545508B2 · Senba · 2003 [cited by applicant]
US 6859020B2 · Baldwin et al. · 2005 [cited by applicant]
US 7126371B2 · Nakano et al. · 2006 [cited by applicant]
US 9900012B2 · Cali · 2018 [cited by examiner]
US 10742220B1 · Rao · 2020 [cited by examiner]
US 11364993B2 · Sumerel · 2022 [cited by examiner]
US 20190115908A1 · Prasad · 2019 [cited by examiner]
JP 5308279B2 · 2013 [cited by examiner]
Texas Instruments, “SN54160 Thru SN54163, SN54LS160A Thru SN54LS163A, SN54S162, SN54S163, SN74160 Thru SN74163, SN74LS160A Thru SN74LS163A, SN74S162, SN74S163 Synchronous 4-BIT Counters”, Oct. 1976 revised Mar. 1988. [cited by applicant]
“4-Bit ripple down counter using negative edge-triggered J-K flip flops”, Electrical Engineering—StackExchange, published on Nov. 13, 2019. [cited by applicant]