IP Library Granted Patent US 12,416,650
Granted Patent B2
US 12,416,650 · App. 18/188,925 · Granted Sep 16, 2025

Method and apparatus with impedance measuring

Inventors: Nahm il Koo (Suwon-si, KR); Minkyu Je (Daejeon, KR); Ji-Hoon Suh (Daejeon, KR); Haidam Choi (Daejeon, KR)
Assignees: Samsung Electronics Co., Ltd.; Korea Advanced Institute of Science and Technology
G01R19/10G01R25/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,416,650
App. No.
18/188,925
Granted
Sep 16, 2025
Kind
B2
Abstract

An electronic device includes a baseline current generator configured to generate a baseline current based on a reference current generated by a reference current generator, variable impedance circuitry configured to receive the baseline current, and subtraction circuitry configured to receive a measured voltage based on a result of the reference current being applied to a target impedance, and an estimated voltage generated based on a result of the baseline current being applied to the variable impedance circuitry and subtract the estimated voltage from the measured voltage.

Claims (50)

1. An electronic device, the device comprising:

a baseline current generator configured to generate a baseline current based on a reference current generated by a reference current generator;

variable impedance circuitry configured to receive the baseline current; and

subtraction circuitry configured to:

receive a measured voltage generated by an excitation current generated based on a result of the reference current being applied to a target impedance, and an estimated voltage generated based on a result of the baseline current being applied to the variable impedance circuitry; and

subtract the estimated voltage from the measured voltage.

2. The device of claim 1 , further comprising:

a phase extractor configured to extract a phase difference between the measured voltage and the estimated voltage based on an output voltage of the subtraction circuitry.

3. The device of claim 2 , wherein the variable impedance circuitry is configured to receive the phase difference from the phase extractor, and

wherein an impedance value is configured to be adjusted so that the phase difference becomes less than or equal to a predetermined value.

4. The device of claim 1 , further comprising:

a magnitude extractor configured to extract a magnitude difference between the measured voltage and the estimated voltage based on an output voltage of the subtraction circuitry.

5. The device of claim 4 , wherein the baseline current generator is configured to:

receive the magnitude difference from the magnitude extractor; and

generate the baseline current at which the magnitude difference is less than or equal to a predetermined value.

6. The device of claim 1 , wherein the variable impedance circuitry comprises one or more resistors and one or more capacitors are mixed in series or parallel.

7. The device of claim 1 , wherein the baseline current comprises reference current noise being generated from the reference current, and

wherein the reference current noise is correlated with excitation current noise present in the excitation current.

8. The device of claim 1 , further comprising:

a demodulator configured to down-convert a frequency of an output voltage of the subtraction circuitry.

9. An electronic device, the device comprising:

a reference current generator configured to generate a reference current;

feedback circuitry configured to compensate for a magnitude difference and a phase difference of the reference current;

an amplifier configured to amplify an output voltage generated that is provided to a subtraction circuit; and

an analog-to-digital converter (ADC),

wherein the feedback circuit comprises:

a baseline current generator configured to generate a baseline current based on a current generated by the reference current generator;

variable impedance circuitry configured to receive the baseline current; and

the subtraction circuit, wherein the subtraction circuit is configured to:

receive a measured voltage generated by an excitation current resulting from the reference current being applied to a target impedance, and an estimated voltage resulting from the baseline current being applied to the variable impedance circuitry; and

subtract the estimated voltage from the measured voltage.

10. The device of claim 9 , further comprising a magnitude extractor configured to extract a magnitude difference between the measured voltage and the estimated voltage.

11. The device of claim 10 , wherein the baseline current generator is further configured to adjust the baseline current based on the magnitude difference where a first magnitude value of the reference current multiplied by an amplification ratio of the excitation current and a magnitude of the target impedance is equal to a second magnitude value of the reference current multiplied by an adjustment ratio of the magnitude difference and a value of the variable impedance of the variable impedance circuitry.

12. The device of claim 9 , wherein the variable impedance circuitry is configured to change a phase of noise and a carrier in the baseline current to generate the estimated voltage.

13. A method, the method comprising:

generating a baseline current by a baseline current generator based on a reference current generated by a reference current generator;

receiving, by subtraction circuitry, a measured voltage generated by an activation current resulting from the reference current being applied to a target impedance;

receiving, by the subtraction circuitry, an estimated voltage resulting from the baseline current being applied to variable impedance circuitry; and

subtracting, by the subtraction circuitry, the estimated voltage from the measured voltage.

14. The method of claim 13 , further comprising:

extracting a phase difference between the measured voltage and the estimated voltage based on an output voltage of the subtraction circuitry.

15. The method of claim 14 , wherein the receiving of the estimated voltage comprises receiving the phase difference by the variable impedance circuitry and adjusting an impedance value so that the phase difference becomes less than or equal to a predetermined value.

16. The method of claim 15 , wherein the adjusting of the impedance value comprises adjusting respective connections of one or more resistors and one or more capacitors of the variable impedance circuitry.

17. The method of claim 13 , further comprising:

extracting a magnitude difference between the measured voltage and the estimated voltage based on an output voltage of the subtraction circuitry.

18. The method of claim 17 , wherein the generating of the baseline current comprises generating the baseline current, based on the baseline current generator being provided the magnitude difference, to change the magnitude difference to become less than or equal to a predetermined value.

19. The method of claim 13 , further comprising:

amplifying a subtracted output from the subtraction circuitry.

20. The method of claim 13 , further comprising:

down-converting, by a demodulator, an output voltage frequency of the subtraction circuitry.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 23, 2023
From: KOO, NAHM IL; JE, MINKYU; SUH, JI-HOON; CHOI, HAIDAM
To: SAMSUNG ELECTRONICS CO., LTD.; KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY
Reel/Frame 063080/0237 →
Continuity (1)
Related Publication 20240118323A1 · Apr 11, 2024
References Cited (9)
US 6643540B2 · Yonce · 2003 [cited by applicant]
US 10092210B2 · Hwang et al. · 2018 [cited by applicant]
US 10120005B2 · Cherkassky et al. · 2018 [cited by applicant]
US 20200253500A1 · Ha et al. · 2020 [cited by applicant]
KR 1020220050676A · 2022 [cited by applicant]
Ha et al. “A bio-impedance readout IC with digital-assisted baseline cancellation for 2-electrode measurement” [cited by applicant]
Zhang et al. “A 0.6V/0.9V 26.6-to-119.3μW ΔΣ-Based Bio-Impedance Readout IC with 101.9dB SNR and <0.1Hz 1/f Corner” [cited by applicant]
Park et al. “A 145.2dB-DR Baseline-Tracking Impedance Plethysmogram IC for Neckband-Based Blood Pressure and Cardiovascular Monitoring” [cited by applicant]
Kim et al. “Design of Sub-10-μW Sub-0.1% THD Sinusoidal Current Generator IC for Bio-Impedance Sensing” [cited by applicant]