IP Library Granted Patent US 12,439,738
Granted Patent B2
US 12,439,738 · App. 17/527,366 · Granted Oct 7, 2025

Semiconductor structure and method of manufacturing the same

Inventors: Kyungwook Hwang (Seoul, KR); Ho Won Jang (Seoul, KR); Junsik Hwang (Hwaseong-si, KR); Jehong Oh (Seoul, KR); Jungel Ryu (Seoul, KR); Seungmin Lee (Seoul, KR)
Assignees: SAMSUNG ELECTRONICS CO., LTD.; SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION
H10H20/815C30B25/04C30B25/186C30B29/403H10H20/0137H10H20/825
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,439,738
App. No.
17/527,366
Granted
Oct 7, 2025
Kind
B2
Abstract

Provided are a semiconductor structure and a method of manufacturing the same. The semiconductor structure includes a substrate, a membrane bridge that defines, with the substrate, a plurality of cavities, and a nitride semiconductor layer arranged on the membrane bridge. The membrane bridge and the substrate have the same crystal structure. The membrane bridge has an upper surface with a constant height with respect to a surface of the substrate.

Claims (23)

1. A method of manufacturing a semiconductor structure, the method comprising:

forming, on a substrate, a sacrificial layer pattern comprising a plurality of sacrificial layers spaced apart from each other;

forming, on the sacrificial layer pattern, a membrane bridge that covers the plurality of sacrificial layers and comprises an upper surface with a constant height with respect to a surface of the substrate, the upper surface being at the constant height over an entire length of the sacrificial layer pattern comprising the plurality of sacrificial layers;

removing the sacrificial layer pattern from the substrate to form a plurality of cavities defined by the substrate and the membrane bridge;

crystallizing the membrane bridge such that the membrane bridge and the substrate have a same crystallographic direction; and

growing a nitride semiconductor layer on the crystallized membrane bridge wherein the membrane bridge comprises alumina (A2O3).

2. The method of claim 1 , wherein a gap between adjacent sacrificial layers of the plurality of sacrificial layers is less than a width of each of the plurality of sacrificial layers.

3. The method of claim 1 , wherein a gap between adjacent sacrificial layers of the plurality of sacrificial layers is less than or equal to half of a width of each of the plurality of sacrificial layers.

4. The method of claim 1 , wherein a gap between adjacent sacrificial layers of the plurality of sacrificial layers is about 500 nm or less.

5. The method of claim 1 , wherein the plurality of cavities are in contact with the substrate.

6. The method of claim 1 , wherein the membrane bridge comprises:

a plurality of first regions wherein each of the plurality of first regions overlaps a respective sacrificial layer of the plurality of sacrificial layers in a thickness direction of the substrate; and

a plurality of second regions that do not overlap any of the plurality of sacrificial layers in the thickness direction of the substrate.

7. The method of claim 6 , wherein each of the plurality of second regions fills a respective space between adjacent sacrificial layers of the plurality of sacrificial layers.

8. The method of claim 6 , wherein a width of each of the plurality of second regions is less than a thickness of the plurality of first regions.

9. The method of claim 6 , wherein a width of the plurality of first regions is about 1 μm or less.

10. The method of claim 6 , wherein each of the plurality of second regions comprises a first sub-region and a second sub-region,

wherein a first end of the first sub-region is spaced apart from a first end of the second sub-region,

wherein the first end of the first sub-region and the first end of the second sub-region are in contact with the substrate, and

wherein a second end of the first sub-region is in contact with a second end of the second sub-region.

11. The method of claim 10 , wherein for each second region of the plurality of second regions, a second cavity is formed between the first sub-region and the second sub-region.

12. The method of claim 11 , wherein for each first region of the plurality of first regions, a width of a corresponding cavity of the plurality of cavities decreases from the first region toward the substrate.

13. The method of claim 11 , wherein a size of each of the plurality of second cavities is less than a size of each of the plurality of cavities.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 16, 2021
From: HWANG, KYUNGWOOK; JANG, HO WON; HWANG, JUNSIK; OH, JEHONG; RYU, JUNGEL; LEE, SEUNGMIN
To: SAMSUNG ELECTRONICS CO., LTD.; SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION
Reel/Frame 058160/0903 →
Priority Claims (2)
KR 10-2021-0000544 · Jan 4, 2021 · national
KR 10-2021-0029053 · Mar 4, 2021 · national
Continuity (1)
Related Publication 20220216368A1 · Jul 7, 2022
References Cited (24)
US 5461003A · Havemann · 1995 [cited by examiner]
US 6610593B2 · Kohl · 2003 [cited by examiner]
US 6946382B2 · Townsend, III · 2005 [cited by examiner]
US 7052821B2 · Kohl · 2006 [cited by examiner]
US 7459267B2 · Kohl · 2008 [cited by examiner]
US 8603886B2 · Wuu · 2013 [cited by examiner]
US 9000464B2 · Chang · 2015 [cited by examiner]
US 9209349B2 · Lee · 2015 [cited by examiner]
US 9793359B2 · Yoon · 2017 [cited by examiner]
US 10205052B2 · Yoon et al. · 2019 [cited by applicant]
US 10355169B2 · Bae et al. · 2019 [cited by applicant]
US 11621367B2 · Hwang · 2023 [cited by examiner]
US 11624090B2 · Suryanaraya · 2023 [cited by examiner]
US 11699587B2 · Nam · 2023 [cited by examiner]
US 12237439B2 · Yoon · 2025 [cited by examiner]
US 20120217537A1 · Jin · 2012 [cited by examiner]
US 20200035890A1 · Yoon · 2020 [cited by examiner]
US 20210159361A1 · Hwang · 2021 [cited by examiner]
JP 3528814B2 · 2004 [cited by applicant]
JP 5519347B2 · 2014 [cited by applicant]
KR 1020160008339A · 2016 [cited by applicant]
KR 101590475B1 · 2016 [cited by applicant]
Chapter 4 titled “Applications of Ultra-Precision CMP in Device Processing” in Advances in CMP/Polishing Technologies (2012). [cited by examiner]
Communication dated Aug. 18, 2025 issued by the Korean Intellectual Property Office in Korean Patent Application No. 10-2021-0029053. [cited by applicant]