IP Library Granted Patent US 12,449,596
Granted Patent B2
US 12,449,596 · App. 18/127,220 · Granted Oct 21, 2025

Optical input/output interfaces between photonics chips

Inventors: Arpan Dasgupta (Beacon, NY); Yusheng Bian (Ballston Lake, NY); John M. Safran (Wappingers Falls, NY); Norman Robson (Fishkill, NY)
Assignee: GlobalFoundries U.S. Inc.
G02B6/1228G02B6/13
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,449,596
App. No.
18/127,220
Granted
Oct 21, 2025
Kind
B2
Abstract

Structures including multiple photonics chips and methods of fabricating a structure including multiple photonics chips. The structure comprises a first chip including a first edge and a first plurality of optical couplers disposed at the first edge, and a second chip including a second edge adjacent to the first edge of the first chip and a second plurality of optical couplers. The second plurality of optical couplers are disposed at the second edge adjacent to the first plurality of optical couplers.

Claims (31)

1. A structure comprising:

an interposer including a first electrical interconnection;

a first photonics chip including a first edge and a first plurality of optical couplers disposed at the first edge; and

a second photonics chip including a second edge adjacent to the first edge and a second plurality of optical couplers, the second plurality of optical couplers disposed at the second edge adjacent to the first plurality of optical couplers,

wherein the first photonics chip and the second photonics chip are disposed on the interposer, and the first photonics chip and the second photonics chip are coupled by the first electrical interconnection for electrical communication through the interposer.

2. The structure of claim 1 wherein each of the first plurality of optical couplers comprises a first metamaterial structure that includes a first plurality of segments and a first dielectric material that is disposed in gaps between the first plurality of segments.

3. The structure of claim 2 wherein each of the second plurality of optical couplers comprises a second metamaterial structure that includes a second plurality of segments and a second dielectric material disposed in gaps between adjacent pairs of the second plurality of segments.

4. The structure of claim 1 wherein each of the first plurality of optical couplers comprises a first tapered section having a first end disposed adjacent to the first edge and a first width that increases with increasing distance from the first end.

5. The structure of claim 4 wherein each of the second plurality of optical couplers comprises a second tapered section having a second end disposed adjacent to the second edge and a second width that increases with increasing distance from the second end.

6. The structure of claim 1 wherein the first edge of the first photonics chip and the second edge of the second photonics chip are separated by a gap, and the first plurality of optical couplers are disposed across the gap from the second plurality of optical couplers.

7. The structure of claim 6 wherein each of the first plurality of optical couplers is configured to transfer light in free space across the gap to one of the second plurality of optical couplers.

8. The structure of claim 1 wherein the first plurality of optical couplers lack physical connections to the second plurality of optical couplers.

9. The structure of claim 1 wherein each of the first plurality of optical couplers includes a first longitudinal axis that is tilted relative to the first edge, and each of the second plurality of optical couplers includes a second longitudinal axis that is tilted relative to the second edge.

10. The structure of claim 1 wherein the first photonics chip includes a plurality of optical components, and each of the first plurality of optical couplers is coupled to the plurality of optical components.

11. The structure of claim 1 wherein the first edge of the first photonics chip and the second edge of the second photonics chip are separated by a gap, and further comprising:

an optical adhesive disposed in the gap.

12. The structure of claim 1 wherein the first photonics chip includes a plurality of grooves, and each groove is configured to receive an optical fiber.

13. The structure of claim 12 wherein each of the first plurality of optical couplers is optically coupled to a respective optical fiber in each of the plurality of grooves.

14. The structure of claim 1 wherein the second photonics chip includes a third edge different from the second edge and a third plurality of optical couplers disposed at the third edge.

15. The structure of claim 1 wherein the interposer includes a second electrical interconnection and a third electrical interconnection, the first photonics chip includes a first through-silicon via coupled to the second electrical interconnection, and the second photonics chip includes a second through-silicon via coupled to the third electrical interconnection.

16. A method comprising:

forming a first photonics chip including a first edge and a first plurality of optical couplers disposed at the first edge; and

forming a second photonics chip including a second edge adjacent to the first edge and a second plurality of optical couplers disposed at the second edge adjacent to the first plurality of optical couplers,

wherein the first photonics chip and the second photonics chip are disposed on an interposer, the interposer includes an electrical interconnection, and the first photonics chip and the second photonics chip are coupled by the electrical interconnection for electrical communication through the interposer.

17. The structure of claim 1 further comprising:

a support substrate,

wherein the interposer is disposed between the first photonics chip and the support substrate, and the interposer is disposed between the second photonics chip and the support substrate.

18. The structure of claim 15 further comprising:

a support substrate,

wherein the interposer is disposed between the first photonics chip and the support substrate, and the interposer is disposed between the second photonics chip and the support substrate.

19. The structure of claim 18 wherein the support substrate includes a first through-silicon via that is coupled to the second electrical interconnection, and the support substrate includes a second through-silicon via that is coupled to the third electrical interconnection.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2023
From: DASGUPTA, ARPAN; BIAN, YUSHENG; SAFRAN, JOHN M.; ROBSON, NORMAN
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 063129/0841 →
Continuity (1)
Related Publication 20240329308A1 · Oct 3, 2024
References Cited (24)
US 6293688B1 · Deacon · 2001 [cited by examiner]
US 9297971B2 · Thacker et al. · 2016 [cited by applicant]
US 10690845B1 · Jacob et al. · 2020 [cited by applicant]
US 10852492B1 · Vermeulen · 2020 [cited by examiner]
US 11043478B2 · Traverso et al. · 2021 [cited by applicant]
US 11536903B1 · Letavic et al. · 2022 [cited by applicant]
US 20140112629A1 · Numata et al. · 2014 [cited by applicant]
US 20160149662A1 · Soldano · 2016 [cited by examiner]
US 20180314151A1 · Koch et al. · 2018 [cited by applicant]
US 20210356684A1 · Wu · 2021 [cited by examiner]
US 20220035107A1 · Raval · 2022 [cited by examiner]
Muhammad Rodlin Billah et al., “Hybrid integration of silicon photonics circuits and InP lasers by photonic wire bonding,” Optica 5, 876-883 (2018). [cited by applicant]
Siyuan Yu, “Potentials and challenges of using orbital angular momentum communications in optical interconnects,” Optics Express 23, 3075-3087 (2015). [cited by applicant]
K. Giewont et al., “300-mm Monolithic Silicon Photonics Foundry Technology,” in IEEE Journal of Selected Topics in Quantum Electronics, vol. 25, No. 5, pp. 1-11, Sep.-Oct. 2019, Art No. 8200611, doi: 10.1109/JSTQE.2019.… [cited by applicant]
M. Rakowski et al, “45nm CMOS—Silicon Photonics Monolithic Technology (45CLO) for next-generation, low power and high speed optical interconnects,” in Optical Fiber Communication Conference (OFC) 2020, OSA Technical Dig… [cited by applicant]
B. Peng et al., “A CMOS Compatible Monolithic Fiber Attach Solution with Reliable Performance and Self-alignment,” in Optical Fiber Communication Conference (OFC) 2020, OSA Technical Digest (Optica Publishing Group, 202… [cited by applicant]
Y. Bian et al., “Towards low-loss monolithic silicon and nitride photonic building blocks in state-of-the-art 300mm CMOS foundry,” in Frontiers in Optics / Laser Science, B. Lee, C. Mazzali, K. Corwin, and R. Jason Jone… [cited by applicant]
Y. Bian et al., “Hybrid III-V laser integration on a monolithic silicon photonic platform,” in Optical Fiber Communication Conference (OFC) 2021, P. Dong, J. Kani, C. Xie, R. Casellas, C. Cole, and M. Li, eds., OSA Tech… [cited by applicant]
Y. Bian et al., “3D Integrated Laser Attach Technology on 300-mm Monolithic Silicon Photonics Platform,” 2020 IEEE Photonics Conference (IPC), 2020, pp. 1-2, doi: 10.1109/IPC47351.2020.9252280. [cited by applicant]
Y. Bian et al., “Monolithically integrated silicon nitride platform,” in Optical Fiber Communication Conference (OFC) 2021, P. Dong, J. Kani, C. Xie, R. Casellas, C. Cole, and M. Li, eds., OSA Technical Digest (Optica P… [cited by applicant]
Y. Bian et al., “3D silicon photonic interconnects and integrated circuits based on phase matching,” 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), 2021, pp. 2279-2284, doi: 10.1109/ECTC32696.202… [cited by applicant]
Y. Bian et al., “Light manipulation in a monolithic silicon photonics platform leveraging 3D coupling and decoupling,” in Frontiers in Optics / Laser Science, B. Lee, C. Mazzali, K. Corwin, and R. Jason Jones, eds., OSA… [cited by applicant]
Dezfulian, Kevin et al., “Photonics Chips With Reticle Stitching by Back-To-Back Tapered Sections” filed Jun. 23, 2022 as a U.S. Appl. No. 17/847,399. [cited by applicant]
European Patent Office, Extended European Search Report and Opinion issued in European Patent Application No. 23198430.3 on Feb. 26, 2024; 8 pages. [cited by applicant]