IP Library Granted Patent US 12,456,979
Granted Patent B2
US 12,456,979 · App. 18/334,114 · Granted Oct 28, 2025

Electronic chip identity

Inventors: Jonathan Ephraim David Hurwitz (Edinburgh, GB); Jose Bernardo Din (Calabarzon, PH); Albert Lastimada (Calabarzon, PH); Herlan Kester Benitez (Central Luzon, PH)
Assignee: Analog Devices International Unlimited Company
H03K19/003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,456,979
App. No.
18/334,114
Granted
Oct 28, 2025
Kind
B2
Abstract

This disclosure relates to electronic chip identifiers, ECIDs. In one example an electronic device is disclosed, which includes an identity unit configured to store an ECID that uniquely identifies the electronic chip, and a multi-purpose pin for use in outputting the ECID from the electronic device. The multi-purpose pin is also for a function of the electronic device that is unrelated to electronic chip identification. The identity unit is configured to output the ECID from the electronic device using the multi-purpose pin such that the electronic device can be uniquely identified using the multi-purpose pin.

Claims (49)

1. An electronic device comprising:

an identity unit configured to store an electronic chip identifier (ECID) that uniquely identifies the electronic chip; and

a multi-purpose pin coupled to the identity unit, wherein the multi-purpose pin is for use in outputting the ECID from the electronic device and for a function unrelated to electronic chip identification,

wherein the identity unit is configured to output the ECID from the electronic device using the multi-purpose pin such that the electronic device can be uniquely identified using the multi-purpose pin;

wherein the function unrelated to electronic chip identification uses a signal of a first electrical type, and the identity unit is configured to output the ECID from the electronic device using a signal of a second electrical type,

wherein the first electrical type is voltage and the second electrical type is current, or

wherein the first electrical type is current and the second electrical type is voltage.

2. The electronic device of claim 1 , wherein the function unrelated to electronic chip identification is a supply of power to the electronic device.

3. The electronic device of claim 2 , wherein the multi-purpose pin is a first power supply pin, and

wherein the electronic device further comprises a second power supply pin, and

wherein the first power supply pin and the second power supply pin together form power interconnects for the electronic device.

4. The electronic device of claim 1 , wherein the identity unit comprises:

a storage element for the ECID; and

a readout unit for reading the ECID from the storage element and outputting the ECID to the multi-purpose pin.

5. The electronic device of claim 4 , wherein the readout unit is configured to activate the storage element using an activation signal of the first electrical type, and

wherein the readout element is configured to read the ECID from the storage element as one or more values of the first electrical type.

6. The electronic device of claim 4 , wherein the readout unit comprises a signal converter configured to:

read the ECID from the storage element as a signal of the first electrical type; and

convert the ECID to a signal of the second electrical type and output it to the multi-purpose pin.

7. The electronic device of claim 1 , wherein the identity unit is configured to output the ECID in the form of one or more analog values.

8. The electronic device of claim 7 , wherein the identity unit is further configured to output a training signal from the electronic device using the multi-purpose pin, wherein the training signal is indicative of a full-scale of the one or more analog values and is suitable for use in digitally converting the one or more analog values.

9. The electronic device of claim 1 , wherein the identity unit is configured to output the ECID in the form of one or more digital values.

10. The electronic device of claim 1 , wherein the identity unit comprises a physically unclonable function circuit for storing the ECID.

11. The electronic device of claim 1 , further comprising an enable circuit coupled to at least one pin of the electronic device, wherein the enable circuit is configured to:

monitor for an ECID enable condition at the at least one pin of the electronic device; and

upon detecting an ECID enable condition at the at least one pin of the electronic device, activate the identity unit to output the ECID from the electronic device using the multi- purpose pin.

12. The electronic device of claim 11 , wherein the enable circuit is configured to enable power to the identity unit upon detecting an ECID enable condition such that the identity unit turns on and outputs the ECID.

13. The electronic device of claim 11 , wherein the ECID enable condition comprises an electrical signal having a predetermined characteristic.

14. The electronic device of claim 13 , wherein the predetermined characteristic is any one or more of:

a signal having a value that is less than a first predetermined threshold for at least a first predetermined period of time;

a signal having a value that is greater than a second predetermined threshold for at least a second predetermined period of time;

a signal comprising a predetermined modulated code.

15. The electronic device of claim 11 , wherein the at least one pin of the electronic device comprises the multi-purpose pin.

16. An electronic device comprising:

an identity circuit configured to store an electronic chip identifier (ECID) that uniquely identifies the electronic chip, wherein the identity circuit is normally off but is configured to turn on and output the ECID from the electronic device upon detecting an ECID enable condition;

wherein a function unrelated to electronic chip identification uses a signal of a first electrical type, and the identity circuit is configured to output the ECID from the electronic device using a signal of a second electrical type,

wherein the first electrical type is voltage and the second electrical type is current, or

wherein the first electrical type is current and the second electrical type is voltage.

17. The electronic device of claim 16 , wherein the ECID enable condition comprises an electrical signal having a predetermined characteristic that is any one or more of:

a signal having a value that is less than a first predetermined threshold for at least a first predetermined period of time;

a signal having a value that is greater than a second predetermined threshold for at least a second predetermined period of time;

a signal comprising a predetermined modulated code.

18. An electronic device configured to store an electronic chip identifier (ECID) that uniquely identifies the electronic chip, wherein the electronic device comprises:

a physically unclonable function (PUF) circuit for storing the ECID; and

a readout unit for reading the ECID from the PUF circuit and outputting the ECID from the electronic device;

wherein the function unrelated to electronic chip identification uses a signal of a first electrical type, and an identity unit is configured to output the ECID from the electronic device using a signal of a second electrical type,

wherein the first electrical type is voltage and the second electrical type is current, or

wherein the first electrical type is current and the second electrical type is voltage.

19. The electronic device of claim 18 , wherein the readout unit is configured to output the ECID as a series of analog values.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 14, 2024
From: HURWITZ, JONATHAN EPHRAIM DAVID; DIN, JOSE BERNARDO; LASTIMADA, ALBERT; BENITEZ, HERLAN KESTER
To: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
Reel/Frame 068277/0553 →
Continuity (1)
Related Publication 20240421819A1 · Dec 19, 2024
References Cited (12)
US 4894563A · Gudger · 1990 [cited by examiner]
US 9350330B2 · Simons et al. · 2016 [cited by applicant]
US 10438190B2 · Wade et al. · 2019 [cited by applicant]
US 10462110B2 · Peffers et al. · 2019 [cited by applicant]
US 10749694B2 · Adams et al. · 2020 [cited by applicant]
US 20150070048A1 · Gorman et al. · 2015 [cited by applicant]
US 20170178710A1 · Augustine · 2017 [cited by examiner]
US 20240056317A1 · Gauthier · 2024 [cited by examiner]
International Search Report and Written Opinion mailed Oct. 23, 2024 in connection with International Application No. PCT/EP2024/065676. [cited by applicant]
Invitation to Pay Additional Fees mailed Sep. 2, 2024 in connection with International Application No. PCT/EP2024/065676. [cited by applicant]
Ehrenberg et al., IEEE Standard for Test Access Port and Boundary-Scan Architecture. IEEE Draft WGDS, Jun. 28, 2022;1149(1):1-449. [cited by applicant]
Office Action of TW Application No. 11420831240, dated Aug. 7, 2025, 8 pages. [cited by applicant]