IP Library Granted Patent US 12,469,571
Granted Patent B2
US 12,469,571 · App. 18/327,759 · Granted Nov 11, 2025

Method of operating a controller and a memory device related to recovering data

Inventors: Tae Hun Park (Icheon-si, KR); Dong Hun Kwak (Icheon-si, KR); Hyun Seob Shin (Icheon-si, KR)
Assignee: SK hynix Inc.
G11C16/3459G11C16/14G11C16/26G11C29/52
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,469,571
App. No.
18/327,759
Granted
Nov 11, 2025
Kind
B2
Abstract

A method of operating a controller includes transmitting a program command to a memory device, receiving a message indicating that a program operation corresponding to the program command is failed from the memory device, and transmitting an erase command for performing an erase operation on a page corresponding to the program command to the memory device in response to the message.

Claims (38)

1 . A method of operating a controller, the method comprising:

transmitting a program command to a memory device;

receiving a message indicating that a program operation for a page corresponding to the program command is failed from the memory device;

transmitting an erase command for performing an erase operation on a portion of a memory block including the page corresponding to the program command to the memory device in response to the message, wherein the erase operation is performed to change a threshold voltage of each first memory cell, among a plurality of first memory cells, connected to a first word line corresponding to the page; and

transmitting a recovery read command for reading data from a plurality of second memory cells connected to a second word line corresponding to the page.

2 . The method of claim 1 , wherein the recovery read command includes row addresses specifying the first word line and the second word line.

3 . The method of claim 1 , further comprising:

receiving read data corresponding to the recovery read command; and

performing an error correction operation on the read data.

4 . The method of claim 3 , further comprising:

controlling the memory device to perform an additional recovery operation for reading the data from the second memory cells connected to the second word line in response to determination that the error correction operation on the read data has failed.

5 . The method of claim 4 , wherein controlling the memory device to perform the additional recovery operation comprises transmitting a setting command for adjusting a read voltage to the memory device.

6 . The method of claim 4 , wherein controlling the memory device to perform the additional recovery operation comprises:

transmitting a setting command for adjusting an erase voltage to the memory device; and

re-transmitting an erase command for performing an erase operation on the first memory cells connected to the first word line corresponding to the page to the memory device.

7 . The method of claim 4 , further comprising:

re-transmitting the recovery read command for reading the data from the second memory cells connected the second word line to the memory device.

8 . The method of claim 3 , further comprising:

transmitting a program command for programming the read data to another memory block other than a memory block where a failure of the program operation occurs to the memory device, in response to determination that the error correction operation on the read data is successful.

9 . The method of claim 8 , further comprising:

controlling the memory device to store other data stored in the memory block where the failure of the program operation occurs in the other memory block.

10 . The method of claim 8 , further comprising:

registering the memory block where the failure of the program operation occurs as a bad block.

11 . A method of operating a memory device, the method comprising:

receiving a read command from a controller;

performing a program operation corresponding to the program command;

transmitting a message indicating that the program operation for a page is failed to the controller, when it is determined that the program operation for the page corresponding to the program command is failed;

receiving an erase command for an erase operation for a portion of a memory block including the page from the controller;

changing a threshold voltage of each first memory cell, among the plurality of first memory cells, connected to the first word line corresponding to the page, to an erase state;

receiving a recovery read command from the controller;

performing a read operation for reading data from a plurality of second memory cells connected a second word line adjacent to the first word line, in response to the recovery read command.

12 . The method of claim 11 ,

wherein the recovery read command includes row addresses specifying the first word line and the second word line.

13 . The method of claim 11 , wherein the performing a read operation for reading data from a second memory cells connected a second word line adjacent to the first word line comprises:

applying a read voltage to the first word line and the second word line; and

applying a pass voltage to remaining word lines except for the first word line and the second word line.

14 . The method of claim 13 , further comprising:

transmitting sensed data to the controller as read data in a state in which the read voltage is applied to the first word line and the second word line, and the pass voltage is applied to the remaining word lines except for the first word line and the second word line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 1, 2023
From: PARK, TAE HUN; KWAK, DONG HUN; SHIN, HYUN SEOB
To: SK HYNIX INC.
Reel/Frame 063833/0800 →
Priority Claims (1)
KR 10-2022-0168828 · Dec 6, 2022 · national
Continuity (1)
Related Publication 20240185933A1 · Jun 6, 2024
References Cited (6)
US 20200174699A1 · Cho · 2020 [cited by examiner]
US 20220066870A1 · Choi · 2022 [cited by examiner]
US 20220122670A1 · Hwang · 2022 [cited by examiner]
CN 108664409A · 2018 [cited by examiner]
KR 1020170030863A · 2017 [cited by applicant]
KR 1020180051341A · 2018 [cited by applicant]