IP Library Granted Patent US 12,470,729
Granted Patent B2
US 12,470,729 · App. 17/488,168 · Granted Nov 11, 2025

Methods and apparatuses for signaling of merge modes in video coding

Inventors: Yi-Wen Chen (San Diego, CA); Xiaoyu Xiu (San Diego, CA); Tsung-Chuan Ma (San Diego, CA); Hong-Jheng Jhu (Beijing, CN); Shuiming Ye (San Diego, CA); Xianglin Wang (San Diego, CA)
Assignee: BEIJING DAJIA INTERNET INFORMATION TECHNOLOGY CO., LTD.
H04N19/44H04N19/105H04N19/13H04N19/137H04N19/159H04N19/176H04N19/46
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,470,729
App. No.
17/488,168
Granted
Nov 11, 2025
Kind
B2
Abstract

A method for video coding is provided. The method includes: determining a signaling of merge modes for deriving motion information of a current block, where the merge modes include: regular merge mode and extended merge modes; and deriving motion information of the current block using the regular merge mode, upon determining that the signaling of merge modes includes a positive signal of regular merge mode.

Claims (39)

1 . A method for video decoding, comprising:

obtaining, by a decoder, a plurality of variables for determining enablement statuses of a plurality of merge modes in a second group of merge modes;

in response to determining, by the decoder, from the plurality of variables that no merge mode in the second group of merge modes is enabled, determining, by the decoder, information of merge modes for deriving motion information of a current block, wherein the information of merge modes comprises a flag indicating whether to apply a merge mode in a first group of merge modes;

in response to determining, by the decoder, that a certain merge mode is enabled but a corresponding flag is not signaled, inferring, by the decoder, a value of the corresponding flag as opposite to an explicitly signaled merge mode flag for the current block; and

in response to determining, by the decoder, from the plurality of variables that a plurality of merge modes in the second group of merge modes are enabled, determining, by the decoder, information of merge modes for deriving motion information of the current block, wherein the information of merge modes comprises a flag indicating whether to apply one of the plurality of enabled merge modes in the second group of merge modes,

wherein the first group of merge modes comprises a regular merge mode, and the second group of merge modes comprises a combined inter and intra prediction (CIIP) merge mode.

2 . The method of claim 1 , further comprising:

in response to determining, by the decoder, that the information of merge modes comprises a flag indicating application of a merge mode in the first group of merge modes, deriving, by the decoder, motion information of the current block using a merge mode in the first group of merge modes.

3 . The method of claim 1 , further comprising:

in response to determining, by the decoder, that the information of merge modes comprises a flag indicating non-application of a merge mode in the first group of merge modes, deriving, by the decoder, motion information of the current block using a merge mode in the second group of merge modes.

4 . The method of claim 1 , wherein the flag indicating whether to apply one of the plurality of enabled merge modes in the second group of merge modes is derived according to a sequence parameter set (SPS) flag, and size constraints of the one of the plurality of enabled merge modes.

5 . The method of claim 1 , wherein the regular merge mode is signaled using Context-Adaptive Binary Arithmetic Coding (CABAC) with multiple context models and selection of the multiple context models is based on a skip flag of the current block.

6 . An apparatus for video decoding, comprising:

one or more processors; and

a memory configured to store instructions executable by the one or more processors;

wherein the one or more processors, upon execution of the instructions, are configured to:

obtain a plurality of variables for determining enablement statuses of a plurality of merge modes in a second group of merge modes;

in response to determining from the plurality of variables that no merge mode in the second group of merge modes is enabled, determine information of merge modes for deriving motion information of a current block, wherein the information of merge modes comprises a flag indicating whether to apply a merge mode in a first group of merge modes;

in response to determining that a certain merge mode is enabled but a corresponding flag is not signaled, infer a value of the corresponding flag as opposite to an explicitly signaled merge mode flag for the current block; and

in response to determining from the plurality of variables that a plurality of merge modes in the second group of merge modes are enabled, determine information of merge modes for deriving motion information of the current block, wherein the information of merge modes comprises a flag indicating whether to apply one of the plurality of enabled merge modes in the second group of merge modes,

wherein the first group of merge modes comprises a regular merge mode, and the second group of merge modes comprises a combined inter and intra prediction (CIIP) merge mode.

7 . The apparatus of claim 6 , wherein the one or more processors are further configured to:

in response to determining that the information of merge modes comprises a flag indicating application of a merge mode in the first group of merge modes, derive motion information of the current block using a merge mode in the first group of merge modes.

8 . The apparatus of claim 6 , wherein the one or more processors are further configured to:

in response to determining that the information of merge modes comprises a flag indicating non-application of a merge mode in the first group of merge modes, derive motion information of the current block using a merge mode in the second group of merge modes.

9 . The apparatus of claim 6 , wherein the flag indicating whether to apply one of the plurality of enabled merge modes in the second group of merge modes is derived according to a sequence parameter set (SPS) flag, and size constraints of the one of the plurality of enabled merge modes.

10 . The apparatus of claim 6 , wherein the regular merge mode is signaled using Context-Adaptive Binary Arithmetic Coding (CABAC) with multiple context models and selection of the multiple context models is based on a skip flag of the current block.

11 . A non-transitory computer readable storage medium having a bitstream stored therein, wherein the bitstream is to be decoded by a method for video decoding comprising:

obtaining, by a decoder, a plurality of variables for determining enablement statuses of a plurality of merge modes in a second group of merge modes;

in response to determining, by the decoder, from the plurality of variables that no merge mode in the second group of merge modes is enabled, determining, by the decoder, information of merge modes for deriving motion information of a current block, wherein the information of merge modes comprises a flag indicating whether to apply a merge mode in a first group of merge modes;

in response to determining, by the decoder, that a certain merge mode is enabled but a corresponding flag is not signaled, inferring, by the decoder, a value of the corresponding flag as opposite to an explicitly signaled merge mode flag for the current block; and

in response to determining, by the decoder, from the plurality of variables that the plurality of merge modes in the second group of merge modes are enabled, determining, by the decoder, information of merge modes for deriving motion information of the current block, wherein the information of merge modes comprises a flag indicating whether to apply one of the plurality of enabled merge modes in the second group of merge modes,

wherein the first group of merge modes comprises a regular merge mode, and the second group of merge modes comprises a combined inter and intra prediction (CIIP) merge mode.

12 . The non-transitory computer readable storage medium of claim 11 , wherein the method further comprises:

in response to determining, by the decoder, that the information of merge modes comprises a flag indicating application of a merge mode in the first group of merge modes, deriving, by the decoder, motion information of the current block using a merge mode in the first group of merge modes.

13 . The non-transitory computer readable storage medium of claim 11 , wherein the method further comprises:

in response to determining, by the decoder, that the information of merge modes comprises a flag indicating non-application of a merge mode in the first group of merge modes, deriving, by the decoder, motion information of the current block using a merge mode in the second group of merge modes.

14 . The non-transitory computer readable storage medium of claim 11 , wherein the flag indicating whether to apply one of the plurality of enabled merge modes in the second group of merge modes is derived according to a sequence parameter set (SPS) flag, and size constraints of the one of the plurality of enabled merge modes.

15 . The non-transitory computer readable storage medium of claim 11 , wherein the regular merge mode is signaled using Context-Adaptive Binary Arithmetic Coding (CABAC) with multiple context models and selection of the multiple context models is based on a skip flag of the current block.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2021
From: CHEN, YI-WEN; XIU, XIAOYU; MA, TSUNG-CHUAN; JHU, HONG-JHENG; YE, SHUIMING; WANG, XIANGLIN
To: BEIJING DAJIA INTERNET INFORMATION TECHNOLOGY CO., LTD.
Reel/Frame 057684/0660 →
Continuity (3)
Continuation PCTUS2020027525 · Apr 9, 2020
Provisional Application 62831716 · Apr 9, 2019
Related Publication 20220021894A1 · Jan 20, 2022
References Cited (55)
US 9998755B2 · Lin · 2018 [cited by examiner]
US 10104378B2 · Laroche · 2018 [cited by examiner]
US 10200719B2 · Zhang · 2019 [cited by examiner]
US 10390015B2 · Hu · 2019 [cited by examiner]
US 10812807B2 · Jang · 2020 [cited by examiner]
US 10819987B2 · Jang · 2020 [cited by examiner]
US 10939137B2 · Ikai · 2021 [cited by examiner]
US 11310517B2 · Jun · 2022 [cited by examiner]
US 11418816B2 · Hanhart · 2022 [cited by examiner]
US 11438605B2 · He · 2022 [cited by examiner]
US 11706405B2 · Heo · 2023 [cited by examiner]
US 20130022117A1 · Lou et al. · 2013 [cited by applicant]
US 20130077689A1 · Lim et al. · 2013 [cited by applicant]
US 20130077691A1 · Zheng et al. · 2013 [cited by applicant]
US 20140029670A1 · Kung et al. · 2014 [cited by applicant]
US 20140146894A1 · Yu et al. · 2014 [cited by applicant]
US 20160330444A1 · Lim et al. · 2016 [cited by applicant]
US 20170099495A1 · Rapaka et al. · 2017 [cited by applicant]
US 20170150176A1 · Zhang · 2017 [cited by examiner]
US 20170244975A1 · Huang · 2017 [cited by examiner]
US 20170280159A1 · Xu et al. · 2017 [cited by applicant]
US 20180124398A1 · Park et al. · 2018 [cited by applicant]
US 20180332312A1 · Liu et al. · 2018 [cited by applicant]
US 20190028731A1 · Chuang et al. · 2019 [cited by applicant]
US 20190052886A1 · Chiang et al. · 2019 [cited by applicant]
US 20190098333A1 · Laroche et al. · 2019 [cited by applicant]
CN 102907100A · 2013 [cited by applicant]
CN 105493505A · 2016 [cited by applicant]
CN 107005708A · 2017 [cited by applicant]
CN 107046642A · 2017 [cited by applicant]
CN 107079161A · 2017 [cited by applicant]
CN 107113440A · 2017 [cited by applicant]
CN 107409225A · 2017 [cited by applicant]
CN 107409227A · 2017 [cited by applicant]
CN 109479141A · 2019 [cited by applicant]
CN 116506609B · 2024 [cited by applicant]
EP 2924996A1 · 2015 [cited by applicant]
GB 2582929 · 2019 [cited by examiner]
WO WO2019006363A1 · 2019 [cited by examiner]
WO WO2019194653A1 · 2019 [cited by examiner]
ITU-T, Versatile Video Coding (Draft 4) (Year: 2019). [cited by examiner]
Bross, Benjamin et al., “Versatile Video Coding (Draft 3)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, JVET-L1001-v9, 12th Meeting: Macao, China, Oct. 3-12, 2018, (37p). [cited by applicant]
First Office Action issued in counterpart Chinese Application No. 202111350324.4 dated Jul. 8, 2022 with English translation, (20p). [cited by applicant]
Extended European Search Report of EP Application No. 21195684.2 dated Mar. 14, 2022, (8p). [cited by applicant]
Chen, Yi-Wen, et al., (Source: Kwai Inc.), “Non-CE4: Regular Merge Flag Coding”, JVET-M0231, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 13th Meeting, Marrakech, MA, Jan. 9-18, 201… [cited by applicant]
Sugio, Toshiyasu et al., “Parsing Robustness for Merge/AMVP,” Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11, JCTVC-F470, WG11 No. m20900, 6th Meeting: Torino, IT Jul. 14-… [cited by applicant]
Chen, Jianle et al., “Algorithm description for Versatile Video Coding and Test Model 3 (VTM3)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, JVET-L1002-v1, 12th Meeting: Macao, Chi… [cited by applicant]
International Search Report of International Application No. PCT/US2020/027525 dated Jul. 23, 2020, (2p). [cited by applicant]
Chen, Yi-Wen, et al., (Source: Kwai Inc.), “Non-CE4: Regular Merge Flag Coding”, JVET-M0231, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 13th Meeting, Marrakech, MA, Jan. 9, 2019 (… [cited by applicant]
Zhao, Jie et al., (Source: LG Electronics) “CE10-Related: Size Constraint on Triangular Prediction”, JVET-M0438, Joint Video Experts (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 13th Meeting, Marrakech, MA,… [cited by applicant]
Ahn, Yongjo, et al., (Source: Digital Insights Inc.) “CE4-Related: Syntax Changes of Merge Data”, JVET-M0369-v1, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 2 9/WG 11, 13th Meeting, Marrakec… [cited by applicant]
Yan-fei Shen et al.“High Efficiency Video Coding”, Chinese Journal of Computers, vol. 36, No. 11 dated Nov. 2013, (16p). [cited by applicant]
Yang-wei Qin,“Research on Inter Prediction Algorithm of High Efficient Video Coding”, Chongqing University of Posts and Telecommunications, Student No. S130101158, dated Jun. 8, 2016, (82p). [cited by applicant]
Notice of Allowance of the counterpart CN application No. 202311306528.7 (Official mailing date: Feb. 26, 2024. [cited by applicant]
First Office Action issued in CN Application No. 202311365138.7 with English Translation, dated May 15, 2024, (7p). [cited by applicant]