IP Library Granted Patent US 12,475,829
Granted Patent B2
US 12,475,829 · App. 18/418,328 · Granted Nov 18, 2025

Display device including first and second scan drivers to provide scan signals to different transistors of a pixel circuit

Inventors: Kyong Hwan Oh (Yongin-si, KR); Ji Hyun Ka (Yongin-si, KR); Ki Myeong Eom (Yongin-si, KR); Hai Jung In (Yongin-si, KR); Jin Jeon (Yongin-si, KR); Won Kyu Kwak (Yongin-si, KR); Hyun Lee (Yongin-si, KR); Hwan Soo Jang (Yongin-si, KR); Jin Tae Jeong (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
G09G3/2092G09G3/3233G09G2310/0251G09G2310/0267G09G2310/0275G09G2310/08G09G2340/0435
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,475,829
App. No.
18/418,328
Granted
Nov 18, 2025
Kind
B2
Abstract

A display device including pixels coupled to first scan lines, second scan lines, emission control lines, and data lines; a first scan driver to supply a scan signal to each of the first scan lines at a first frequency to drive the display device at a first driving frequency, and to supply the scan signal to each of the first scan lines at a second frequency to drive the display device at a second driving frequency lower than the first driving frequency; a second scan driver to supply a scan signal to each of the second scan lines at the first frequency to drive the display device at the first driving frequency, and to supply the scan signal to each of the second scan lines at the second frequency to drive the display device at the second driving frequency; an emission driver to supply an emission control signal to each of the emission control lines at the first frequency; and a data driver to supply a data signal to each of the data lines in response to the scan signal supplied to each of the first scan lines.

Claims (46)

1 . A display device comprising:

pixels coupled to first scan lines, second scan lines, emission control lines, and data lines;

a first scan driver to supply a first scan signal to each of the first scan lines; and

a second scan driver to supply a second scan signal to each of the second scan lines,

wherein a pixel in an i-th horizontal line from among the pixels, i being a natural number, comprises:

a first transistor, as a drive transistor, coupled between a first node and a third node, and comprising a gate electrode coupled to a second node;

a second transistor coupled between a corresponding data line and the first node, and comprising a gate electrode coupled to an i-th first scan line from among the first scan lines;

a third transistor coupled between the second node and the third node, and comprising a gate electrode coupled to an i-th second scan line from among the second scan lines;

a fourth transistor coupled between the second node and a first initialization power supply, and comprising a gate electrode coupled to an i−1-th second scan line from among the second scan lines; and

a storage capacitor coupled between a first power supply and the second node, and

wherein the first scan driver is configured to supply the first scan signal to the i-th first scan line to turn on the second transistor, the second scan driver is configured to supply the second scan signal to the i-th second scan line to turn on the third transistor, and a turn-on level of the first scan signal is different from a turn-on level of the second scan signal.

2 . The display device according to claim 1 , wherein the pixel in the i-th horizontal line further comprises:

a fifth transistor coupled between the first power supply and the first node, and comprising a gate electrode coupled to an i-th emission control line;

a sixth transistor coupled between the third node and a fourth node, and comprising a gate electrode coupled to the i-th emission control line; and

a light emitting element coupled between the fourth node and a second power supply.

3 . The display device according to claim 1 , wherein:

each of the first and second transistors comprises a P-type transistor; and

each of the third and fourth transistors comprises an N-type oxide semiconductor transistor.

4 . The display device according to claim 2 , wherein

each of the first, second, fifth, and sixth transistors comprises a low temperature poly-silicon (LTPS) transistor.

5 . The display device according to claim 1 , wherein the turn-on levels of the first scan signal and the second scan signal are opposite to each other.

6 . A display device comprising:

pixels coupled to first scan lines, second scan lines, emission control lines, and data lines;

a first scan driver to supply a first scan signal to each of the first scan lines; and

a second scan driver to supply a second scan signal to each of the second scan lines,

wherein a pixel in an i-th horizontal line from among the pixels, i being a natural number, comprises:

a first transistor coupled between a first node and a third node, and comprising a gate electrode coupled to a second node;

a second transistor coupled between a corresponding data line and the first node, and comprising a gate electrode coupled to an i-th first scan line from among the first scan lines;

a third transistor coupled between the second node and the third node, and comprising a gate electrode coupled to an i-th second scan line from among the second scan lines;

a fourth transistor coupled between the second node and a first initialization power supply, and comprising a gate electrode coupled to an i−1-th second scan line from among the second scan lines;

a fifth transistor coupled between a first power supply and the first node, and comprising a gate electrode coupled to an i-th emission control line from among the emission control lines;

a sixth transistor coupled between the third node and a fourth node, and comprising a gate electrode coupled to the i-th emission control line;

a storage capacitor coupled between the first power supply and the second node;

a light emitting element coupled between the fourth node and a second power supply; and

a seventh transistor coupled between a second initialization power supply and the fourth node, and comprising a gate electrode coupled to the i-th emission control line.

7 . The display device according to claim 1 , wherein the first scan driver is configured to supply the first scan signal at a first frequency to drive the display device at a first driving frequency, and supply the first scan signal at a second frequency to drive the display device at a second driving frequency lower than the first driving frequency.

8 . The display device according to claim 7 , wherein the second scan driver is configured to supply the second scan signal at the first frequency to drive the display device at the first driving frequency, and supply the second scan signal at the second frequency to drive the display device at the second driving frequency.

9 . The display device according to claim 8 , wherein the first frequency is substantially equal to the first driving frequency.

10 . The display device according to claim 8 , wherein the second frequency is substantially equal to the second driving frequency.

11 . The display device according to claim 8 ,

wherein, when the display device is driven at the second driving frequency, the first scan driver and the second scan driver are configured to supply the first scan signal and second scan signal, respectively, during a first period and

wherein, when the display device is driven at the second driving frequency, the first scan driver and the second scan driver are configured not to supply the first scan signal and second scan signal, respectively, during a second period.

12 . The display device according to claim 11 , wherein the second period is longer than the first period.

13 . The display device according to claim 6 , wherein:

each of the fifth and sixth transistors comprises a P-type transistor; and

the seventh transistor comprises an N-type oxide semiconductor transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2025
From: OH, KYONG HWAN; KA, JI HYUN; EOM, KI MYEONG; IN, HAI JUNG; JEON, JIN; KWAK, WON KYU; LEE, HYUN; JANG, HWAN SOO; JEONG, JIN TAE
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 071901/0311 →
Priority Claims (1)
KR 10-2019-0069637 · Jun 12, 2019 · national
Continuity (4)
Continuation 17953288 · Sep 26, 2022
Continuation 17367396 · Jul 4, 2021
Continuation 16890319 · Jun 2, 2020
Related Publication 20240233605A1 · Jul 11, 2024
References Cited (45)
US 10083655B2 · Lee et al. · 2018 [cited by applicant]
US 10319306B2 · Jeong et al. · 2019 [cited by applicant]
US 10861393B2 · Kim et al. · 2020 [cited by applicant]
US 10861409B2 · Lee et al. · 2020 [cited by applicant]
US 20050140605A1 · Jung · 2005 [cited by applicant]
US 20070222718A1 · Takahara · 2007 [cited by applicant]
US 20080012842A1 · Mori · 2008 [cited by applicant]
US 20100128065A1 · Lee et al. · 2010 [cited by applicant]
US 20110006301A1 · Yamazaki · 2011 [cited by examiner]
US 20110057917A1 · Ryu et al. · 2011 [cited by applicant]
US 20110254816A1 · Umezaki · 2011 [cited by examiner]
US 20130100173A1 · Chaji et al. · 2013 [cited by applicant]
US 20140184484A1 · Miyake et al. · 2014 [cited by applicant]
US 20150348466A1 · Park et al. · 2015 [cited by applicant]
US 20150356899A1 · Yamanaka et al. · 2015 [cited by applicant]
US 20150364083A1 · Jeon · 2015 [cited by applicant]
US 20160019856A1 · Tanaka et al. · 2016 [cited by applicant]
US 20170092191A1 · An et al. · 2017 [cited by applicant]
US 20170092193A1 · Na et al. · 2017 [cited by applicant]
US 20170177125A1 · Kim et al. · 2017 [cited by applicant]
US 20180005572A1 · Ka et al. · 2018 [cited by applicant]
US 20180151115A1 · Tseng et al. · 2018 [cited by applicant]
US 20180158396A1 · Lee et al. · 2018 [cited by applicant]
US 20180286307A1 · Kim · 2018 [cited by examiner]
US 20180293939A1 · Kim et al. · 2018 [cited by applicant]
US 20180293944A1 · Kim et al. · 2018 [cited by applicant]
US 20190129269A1 · Ogawa · 2019 [cited by examiner]
US 20190288055A1 · Sakai · 2019 [cited by examiner]
US 20190295470A1 · Kim et al. · 2019 [cited by applicant]
US 20200035183A1 · Hou · 2020 [cited by examiner]
US 20200105193A1 · Qing · 2020 [cited by applicant]
US 20200202779A1 · Chang · 2020 [cited by examiner]
CN 109545149A · 2019 [cited by applicant]
KR 1020170143049A · 2017 [cited by applicant]
KR 1020180004370 · 2018 [cited by applicant]
KR 1020180112158 · 2018 [cited by applicant]
KR 1020180131682 · 2018 [cited by applicant]
KR 1020190034375 · 2019 [cited by applicant]
Notice of Allowance dated Mar. 8, 2021, issued to U.S. Appl. No. 16/890,319. [cited by applicant]
Notice of Allowance dated May 6, 2022, in U.S. Appl. No. 17/367,396. [cited by applicant]
Notice of Allowance dated Aug. 12, 2022, in U.S. Appl. No. 17/367,396. [cited by applicant]
Notice of Allowance dated Mar. 22, 2023 , in U.S. Appl. No. 17/953,288. [cited by applicant]
Notice of Allowance dated Jul. 26, 2023, in U.S. Appl. No. 17/953,288. [cited by applicant]
Notice of Allowance dated Nov. 16, 2023, in Korean Patent Application No. 10-2019-0069637 (with English translation). [cited by applicant]
Notice of Allowance dated Dec. 4, 2023, in U.S. Appl. No. 17/953,288. [cited by applicant]