IP Library Granted Patent US 12,495,484
Granted Patent B2
US 12,495,484 · App. 18/308,267 · Granted Dec 9, 2025

Printed circuit board, backplane architecture system, and communication device

Inventors: Wenliang Li (Shenzhen, CN); Yongwei Chen (Shenzhen, CN); Xusheng Liu (Shenzhen, CN); Zhong Yan (Dongguan, CN); Zewen Wang (Dongguan, CN)
Assignee: HUAWEI TECHNOLOGIES CO., LTD.
H05K1/0225H05K1/116H05K2201/096H05K2201/09609
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,495,484
App. No.
18/308,267
Granted
Dec 9, 2025
Kind
B2
Abstract

A printed circuit board includes a plurality of layer structures disposed in a stacked manner, and the printed circuit board has a disposing face. A differential pair unit and a shielding structure for shielding the differential pair unit are disposed on the disposing face. The differential pair unit includes two signal via holes, each signal via hole passes through the plurality of layer structures, and an anti-pad corresponding to each signal via hole is disposed on a ground layer through which the signal via hole passes. A part of metal of a ground layer is spaced between two anti-pads. Each signal corresponds to one anti-pad, and a ground layer is spaced between anti-pads.

Claims (44)

1 . A printed circuit board, comprising:

a plurality of layer structures disposed in a stacked manner and comprising ground layers and conductor layers that are alternately arranged, wherein an outermost layer structure of the layer structures comprises a disposing face;

a differential pair unit disposed on the disposing face and comprising:

signal via holes, wherein each of the signal via holes passes through at least some of the ground layers and the conductor layers and is connected to a first trace at a first conductor layer of the conductor layers; and

anti-pads respectively corresponding to the signal via holes, disposed on a first ground layer through which the signal via holes pass, and arranged at intervals; and

a shielding structure configured to shield the differential pair unit, disposed on the disposing face, and comprising:

primary ground holes located on sides of the differential pair unit; and

a first secondary ground hole disposed on the disposing face and located between the signal via holes,

wherein the primary ground holes and the first secondary ground hole separately pass through at least some of the conductor layers and the ground layers,

wherein the primary ground holes and the first secondary ground hole are separately grounded to a second ground layer through which the primary ground holes and the first secondary ground hole pass,

wherein the primary ground holes and the first secondary ground hole are arranged in a vertical direction to form a ground hole array, and

wherein the ground hole array and the anti-pads are combined to form a small-sized grid in three-dimensional space in a package region of the printed circuit board.

2 . The printed circuit board of claim 1 , wherein a second trace of the conductor layers on sides of a third ground layer is located outside of second anti-pads of the third ground layer, and wherein each signal via hole passes through the third ground layer.

3 . The printed circuit board of claim 1 , wherein adjacent differential pair units in a plurality of differential pair units share a primary ground hole.

4 . The printed circuit board of claim 3 , wherein a first width of each primary ground hole in a first direction is greater than a second width of the signal via holes in the first direction, and wherein the first direction is parallel to the disposing face and perpendicular to an arrangement direction of the signal via holes.

5 . The printed circuit board of claim 4 , wherein each of the primary ground holes comprises a primary hole and at least one secondary hole that surrounds the primary hole, and wherein the primary hole communicates with each secondary hole and is electrically connected to each secondary hole.

6 . The printed circuit board of claim 4 , wherein each primary ground hole comprises two primary holes and a secondary hole located between the two primary holes, and wherein the secondary hole separately communicates with the two primary holes and is electrically connected to the two primary holes.

7 . The printed circuit board of claim 1 , wherein the primary ground holes and the first secondary ground hole form a C-shaped shielding structure that wraps the differential pair unit.

8 . The printed circuit board of claim 7 , wherein when each of the primary ground holes comprises a primary hole and at least one secondary hole that surrounds the primary hole, a first center point connection line of the primary ground holes overlaps a second center point connection line of the signal via holes.

9 . The printed circuit board of claim 8 , wherein a third center point of the first secondary ground hole is located on one side of the second center point connection line.

10 . The printed circuit board of claim 8 , wherein the shielding structure further comprises two of the first secondary ground hole with center points respectively located on sides of the second center point connection line.

11 . The printed circuit board of claim 7 , wherein the shielding structure further comprises a second secondary ground hole disposed between a first primary ground hole of the primary ground holes and an adjacent signal of the signal via holes.

12 . A communication device, comprising:

a cabinet; and

a printed circuit board inserted into the cabinet and comprising:

a plurality of layer structures disposed in a stacked manner and comprising ground layers and conductor layers that are alternately arranged, wherein an outermost layer structure of the layer structures comprises a disposing face;

a differential pair unit disposed on the disposing face and comprising:

signal via holes, wherein each of the signal via holes passes through at least some of the ground layers and the conductor layers, and is connected to a first trace at a first conductor layer of the conductor layers; and

anti-pads respectively corresponding to the signal via holes, disposed on a first ground layer through which the signal via holes pass, and arranged at intervals; and

a shielding structure configured to shield the differential pair unit, disposed on the disposing face, and comprising:

primary ground holes located on sides of the differential pair unit; and

a first secondary ground hole disposed on the disposing face and located between the signal via holes,

wherein the primary ground holes and the first secondary ground hole separately pass through at least some of the conductor layers and the ground layers,

wherein the primary ground holes and the first secondary ground hole are separately grounded to a second ground layer through which the primary ground holes and the first secondary ground hole pass,

wherein the primary ground holes and the first secondary ground hole are arranged in a vertical direction to form a ground hole array, and

wherein the ground hole array and the anti-pads are combined to form a small-sized grid in three-dimensional space in a package region of the printed circuit board.

13 . The communication device of claim 12 , wherein a second trace of the conductor layers on sides of a third ground layer is located outside of second anti-pads of the third ground layer, and wherein each of the signal via hole pass through the third ground layer.

14 . The communication device of claim 12 , wherein adjacent differential pair units in a plurality of differential pair units share a primary ground hole in the printed circuit board.

15 . The communication device of claim 14 , wherein a first width of each primary ground hole in a first direction is greater than a second width of the signal via holes in the first direction in the printed circuit board, and wherein the first direction is parallel to the disposing face and perpendicular to an arrangement direction of the signal via holes.

16 . The communication device of claim 15 , wherein each of the primary ground holes comprises a primary hole and at least one secondary hole that surrounds the primary hole, and wherein the primary hole communicates with each secondary hole and is electrically connected to each secondary hole.

17 . The communication device of claim 15 , wherein each primary ground hole comprises two primary holes and a secondary hole located between the two primary holes, and wherein the secondary hole separately communicates with the two primary holes and is electrically connected to the two primary holes.

18 . The communication device of claim 12 , wherein the primary ground holes and the first secondary ground hole form a C-shaped shielding structure that wraps the differential pair unit.

19 . The communication device of claim 18 , wherein when each of the primary ground holes comprises a primary hole and at least one secondary hole that surrounds the primary hole, a first center point connection line of the primary ground holes overlaps a second center point connection line of the signal via holes.

20 . The communication device of claim 19 , wherein a third center point of the first secondary ground hole is located on one side of the second center point connection line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2025
From: LI, WENLIANG; CHEN, YONGWEI; LIU, XUSHENG; YAN, ZHONG; WANG, ZEWEN
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 072160/0169 →
Priority Claims (1)
CN 202011180015.2 · Oct 29, 2020 · national
Continuity (2)
Continuation PCTCN2021127092 · Oct 28, 2021
Related Publication 20230269862A1 · Aug 24, 2023
References Cited (22)
US 7239526B1 · Bibee · 2007 [cited by examiner]
US 10559929B2 · Pickel et al. · 2020 [cited by applicant]
US 20110005814A1 · Liu et al. · 2011 [cited by applicant]
US 20140209370A1 · Minich · 2014 [cited by examiner]
US 20160150633A1 · Cartier, Jr. · 2016 [cited by applicant]
US 20160150645A1 · Gailus · 2016 [cited by examiner]
US 20170265296A1 · Carbonneau et al. · 2017 [cited by applicant]
US 20220192007A1 · Li et al. · 2022 [cited by applicant]
CN 101945537A · 2011 [cited by applicant]
CN 203015284U · 2013 [cited by applicant]
CN 104969669A · 2015 [cited by applicant]
CN 107408786A · 2017 [cited by applicant]
CN 107535044A · 2018 [cited by applicant]
CN 207201069U · 2018 [cited by applicant]
CN 109076700A · 2018 [cited by applicant]
CN 110087383A · 2019 [cited by applicant]
CN 110730558A · 2020 [cited by applicant]
FR 2834384A1 · 2003 [cited by examiner]
JP 2001127439A · 2001 [cited by applicant]
JP 2012035359A · 2012 [cited by examiner]
JP-2012035359-A Translation (Year: 2025). [cited by examiner]
FR-2834384-A1 Translation (Year: 2025). [cited by examiner]