IP Library Granted Patent US 12,506,971
Granted Patent B2
US 12,506,971 · App. 18/151,768 · Granted Dec 23, 2025

Sensor for accumulation signal

Inventors: Donghee Yeo (Seoul, KR); Junseok Kim (Hwaseong-si, KR); Heejae Jung (Suwon-si, KR); Hyunsurk Ryu (Hwaseong-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H04N23/71H04N25/766H04N25/78
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,506,971
App. No.
18/151,768
Granted
Dec 23, 2025
Kind
B2
Abstract

A sensor includes a determining circuit and an output circuit. The determining circuit receives a first signal from a pixel in response to light and outputs a second signal associated with occurrence of an event, based on the first signal. Based on the second signal being received in a time period between a first time when a third signal is received from a processor and a second time when a condition is satisfied, the output circuit outputs a fourth signal associated with occurrence of the event in the time period to the processor after the second time.

Claims (24)

1 . A dynamic vision sensor (DVS) comprising:

a sensor array configured to generate first signals in response to a change in light, the first signals being related to a movement of an object; and

a sensing circuit configured to generate event signals based on the first signals,

wherein the DVS is configured control an output of second signals generated based on the event signals to a processor based on a processing capability of the processor, the second signals include information related to the movement of the object and the first signals, and

wherein the first signals are generated irregularly.

2 . The DVS of claim 1 , wherein the DVS is further configured to discard the event signals.

3 . The DVS of claim 2 ,

wherein the DVS is configured to store information about the processing capability of the processor.

4 . The DVS of claim 3 , wherein the DVS has a first mode and a second mode different from the first mode, and

wherein the DVS is configured to discard the event signals in the second mode.

5 . The DVS of claim 4 , wherein the sensing circuit is configured to monitor event occurrences and change modes based on a monitoring result.

6 . The DVS of claim 5 , wherein the sensing circuit is configured not to transmit the second signals to the processor in the second mode.

7 . A dynamic vision sensor (DVS) comprising:

a sensor array configured to generate first signals in response to a change in light, the first signals being related to a movement of an object; and

a sensing circuit configured to generate event signals based on the first signals and transmit the event signals to an external processor,

wherein the DVS has a first mode and a second mode different from the first mode,

wherein the DVS is configured to selectively operate in the first mode or the second mode based on a processing capability of the external processor,

wherein the DVS is configured to control an output of second signals generated based on the event signals in the second mode, the second signals include information related to the movement of the object and the first signals, and

wherein the first signals are generated irregularly.

8 . The DVS of claim 7 , wherein the DVS is configured to discard the event signals in the second mode.

9 . The DVS of claim 8 , wherein the DVS is configured to operate in the second mode based on an event rate being more than a reference number, the event rate being a number of times the event signals are received during a reference time.

10 . The DVS of claim 9 , wherein the sensing circuit is configured to determine an operating mode of the DVS between the first mode and the second mode.

11 . The DVS of claim 9 , wherein the external processor is configured to determine an operating mode of the DVS between the first mode and the second mode.

12 . The DVS of claim 11 , wherein the DVS is configured to store information about the processing capability of the external processor.

Priority Claims (1)
KR 10-2019-0015606 · Feb 11, 2019 · national
Continuity (2)
Continuation 16584148 · Sep 26, 2019
Related Publication 20230164457A1 · May 25, 2023
References Cited (24)
US 5216410A · Pildner et al. · 1993 [cited by applicant]
US 7584312B2 · Kuroda et al. · 2009 [cited by applicant]
US 9549158B2 · Grauer et al. · 2017 [cited by applicant]
US 10083349B2 · Park et al. · 2018 [cited by applicant]
US 10516841B2 · Kim et al. · 2019 [cited by applicant]
US 10847255B2 · Hattori · 2020 [cited by applicant]
US 20120268425A1 · Hwang et al. · 2012 [cited by applicant]
US 20140063294A1 · Tatsuzawa et al. · 2014 [cited by applicant]
US 20150365617A1 · Chen · 2015 [cited by applicant]
US 20160078321A1 · Wang et al. · 2016 [cited by applicant]
US 20170085819A1 · Lee et al. · 2017 [cited by applicant]
US 20170241774A9 · Brandli et al. · 2017 [cited by applicant]
US 20180032150A1 · Lee et al. · 2018 [cited by applicant]
US 20180189959A1 · Berner et al. · 2018 [cited by applicant]
CN 1756164A · 2006 [cited by applicant]
CN 108574809A · 2018 [cited by applicant]
JP 2007095040A · 2007 [cited by applicant]
JP 2012227925A · 2012 [cited by applicant]
KR 1020140031086A · 2014 [cited by applicant]
KR 1020190133952 · 2019 [cited by applicant]
KR 1020190133465 · 2019 [cited by applicant]
WO WO2015107747A1 · 2015 [cited by applicant]
Office Action dated Jun. 14, 2022 for corresponding U.S. Appl. No. 16/584,148. [cited by applicant]
Office Action dated Dec. 20, 2021 for corresponding U.S. Appl. No. 16/584,148. [cited by applicant]