IP Library Granted Patent US 12,568,028
Granted Patent B2
US 12,568,028 · App. 18/638,868 · Granted Mar 3, 2026

Low latency software defined networking

Inventor: Jacob Loveless (New York, NY)
Assignee: CFPH, LLC
H04L41/40G06Q40/04G09C1/00H04L41/0663H04L41/0668H04L41/5054H04L43/18H04L47/125H04L61/2517H04L61/2567
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,568,028
App. No.
18/638,868
Granted
Mar 3, 2026
Kind
B2
Abstract

A network system that facilitates financial transactions. A software defined network may operate to provide a variety of trading related services to a variety of customers with a low latency. Core or processor affinity for routing processes may improve speeds of routing. Data capture through a shared memory space may allow for a variety of analytics without introducing unacceptable delay.

Claims (23)

1 . An apparatus, comprising:

a first processing device, configured to control:

balancing direction of incoming traffic to a local network address and port pair on a first network mapped to a service provided by a remote second network, between a first destination on the remote second network at a first socket and a second destination on the remote second network at a second socket; and

a second processing device configured to control:

accessing a memory space shared with the first processing device, the memory space including at least a portion of a packet; and

transmitting the at least the portion of the packet to an analytics engine while the first processing device routes an entirety of the packet.

2 . The apparatus of claim 1 , further comprising:

a third processing device configured to control mapping a second local network address and port pair on a third network to the service provided by the remote second network.

3 . The apparatus of claim 1 , in which the balancing occurs in at least one of a round robin or a least connected manner.

4 . The apparatus of claim 1 , further comprising:

a routing device configured to control:

mapping an address and port pair to the first network and a second address and port pair to the remote second network, respectively, in which a third processing device performs routing to the first network from the second destination, and a fourth processing device performs routing to the remote second network from the second destination.

5 . The apparatus of claim 4 , wherein the first processing device is configured to compress blocks of data routed to the service according to a dictionary scheme, and the routing device is configured to decompress the blocks of data for transmission to the service.

6 . The apparatus of claim 4 , in which the first processing device and the routing device define a software defined network including a plurality of remote data centers.

7 . The apparatus of claim 1 , wherein the first processing device is configured to enable given services from the first network and the remote second network through a software defined network.

8 . The apparatus of claim 1 , wherein the first processing device is configured to enable given devices on the first network to subscribe to services offered to a software defined network.

9 . The apparatus of claim 1 , in which the service includes a trading customer and the first network includes an electronic financial exchange residing thereon.

10 . A method comprising:

controlling, by a first processing device:

balancing direction of incoming traffic to a local network address and port pair on a first network mapped to a service provided by a remote second network, between a first destination on a remote second network at a first socket and a second destination on the remote second network at a second socket;

controlling, by a second processing device:

accessing a memory space shared with the first processing device, in which the memory space includes at least a portion of a packet; and

transmitting the at least the portion of the packet to an analytics engine while the first processing device routes an entirety of the packet.

Continuity (8)
Continuation 18099618 · Jan 20, 2023
Continuation 17011479 · Sep 3, 2020
Continuation 16569716 · Sep 13, 2019
Continuation 16058564 · Aug 8, 2018
Continuation 15689685 · Aug 29, 2017
Continuation 14753899 · Jun 29, 2015
Provisional Application 62019366 · Jun 30, 2014
Related Publication 20240275715A1 · Aug 15, 2024
References Cited (38)
US 5831558A · Harvell · 1998 [cited by examiner]
US 7843907B1 · Abou-Emara · 2010 [cited by examiner]
US 8589575B2 · Ramachandra · 2013 [cited by examiner]
US 8887265B2 · Green · 2014 [cited by examiner]
US 9009830B2 · Cothrell · 2015 [cited by examiner]
US 9755951B2 · Loveless · 2017 [cited by examiner]
US 10050869B2 · Loveless · 2018 [cited by examiner]
US 10447580B2 · Loveless · 2019 [cited by examiner]
US 10771376B2 · Loveless · 2020 [cited by examiner]
US 10911368B2 · Gillon · 2021 [cited by examiner]
US 11563672B2 · Loveless · 2023 [cited by examiner]
US 11997007B2 · Loveless · 2024 [cited by examiner]
US 20020083344A1 · Vairavan · 2002 [cited by examiner]
US 20020167952A1 · Watson · 2002 [cited by examiner]
US 20040177158A1 · Bauch · 2004 [cited by examiner]
US 20070180081A1 · Okmianski · 2007 [cited by examiner]
US 20100138534A1 · Mutnuru · 2010 [cited by examiner]
US 20100217955A1 · Conte · 2010 [cited by examiner]
US 20100226383A1 · Cothrell · 2010 [cited by examiner]
US 20100325257A1 · Goel · 2010 [cited by examiner]
US 20110161626A1 · Mangione-Smith · 2011 [cited by examiner]
US 20120036244A1 · Ramachandra · 2012 [cited by examiner]
US 20130103834A1 · Dzerve · 2013 [cited by examiner]
US 20130269021A1 · Green · 2013 [cited by examiner]
US 20130304927A1 · Abu-Amara · 2013 [cited by examiner]
US 20130346620A1 · Gizis · 2013 [cited by examiner]
US 20140140344A1 · Krishnan · 2014 [cited by examiner]
US 20160065448A1 · Loveless · 2016 [cited by examiner]
US 20170366449A1 · Loveless · 2017 [cited by examiner]
US 20190068483A1 · Loveless · 2019 [cited by examiner]
US 20200076725A1 · Loveless · 2020 [cited by examiner]
US 20210168064A1 · Loveless · 2021 [cited by examiner]
US 20230155925A1 · Loveless · 2023 [cited by examiner]
US 20240275715A1 · Loveless · 2024 [cited by examiner]
JP 2011076468 · 2011 [cited by applicant]
JP 2013183440 · 2013 [cited by applicant]
WO 2004077259 · 2004 [cited by applicant]
WO 2010090182 · 2010 [cited by applicant]