IP Library Granted Patent US 12,581,213
Granted Patent B2
US 12,581,213 · App. 18/260,251 · Granted Mar 17, 2026

Solid-state imaging device and method of controlling solid-state imaging device for suppressing deterioration in image quality

Inventors: Takayoshi Ozone (Kanagawa, JP); Ikki Hara (Kanagawa, JP); Junichi Sakamoto (Kanagawa, JP); Shinya Sumikura (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H04N25/58H04N23/6812H04N23/683H04N23/745H04N25/40H04N25/704H04N25/767
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,581,213
App. No.
18/260,251
Granted
Mar 17, 2026
Kind
B2
Abstract

Provided is a solid-state imaging device that includes a pixel array unit including a plurality of pixels, a control unit that reads first image data from the pixel array unit in each of a plurality of cycles in one frame, and a processing unit that generates second image data of the one frame on the basis of a plurality of the first image data read in the one frame.

Claims (62)

1 . A solid-state imaging device, comprising:

a pixel array unit including a plurality of pixels; and

circuitry configured to:

read first image data from the pixel array unit in each cycle of a plurality of cycles in a first frame, wherein a plurality of pieces of the first image data is read in the plurality of cycles in the first frame;

execute compression and decompression on each of the plurality of pieces of the first image data read in the first frame;

add the plurality of pieces of the first image data that is compressed and decompressed; and

generate second image data of the first frame based on the addition of the plurality of pieces of the first image data that is compressed and decompressed.

2 . The solid-state imaging device according to claim 1 , wherein

the each cycle of the plurality of cycles includes a first period and a second period,

a charge generated in the plurality of pixels is accumulated in the first period,

the charge generated in the plurality of pixels is discarded in the second period, and

the circuitry is further configured to generate the first image data based on third image data read from the pixel array unit in the first period and fourth image data read from the pixel array unit in the second period.

3 . The solid-state imaging device according to claim 1 , wherein the circuitry is further configured to generate the first image data based on

third image data read from the pixel array unit, and

fourth image data at a time of non-exposure, wherein the fourth image data is held prior to the read of the third image data.

4 . The solid-state imaging device according to claim 1 , wherein the circuitry is further configured to:

divide the plurality of pieces of the first image data based on a specific ratio;

add the plurality of pieces of the first image data divided at the specific ratio; and

generate the second image data based on the addition of the plurality of pieces of the first image data divided at the specific ratio.

5 . The solid-state imaging device according to claim 1 , wherein the circuitry is further configured to:

add the plurality of pieces of the first image data such that a ratio of a first piece of the plurality of pieces of the first image data is equal to a ratio of a second piece of the plurality of pieces of the first image data; and

generate the second image data based on the addition of the plurality of pieces of the first image data.

6 . The solid-state imaging device according to claim 1 , wherein the compression includes Piecewise Linear (PWL) compression.

7 . The solid-state imaging device according to claim 1 , wherein a period of the each cycle of the plurality of cycles is identical.

8 . The solid-state imaging device according to claim 1 , wherein in the first frame, a period of at least a first cycle of the plurality of cycles is different from a period of a second cycle of the plurality of cycles.

9 . The solid-state imaging device according to claim 1 , wherein the circuitry is further configured to:

read third image data from the pixel array unit at a specific cycle in the first frame, wherein the specific cycle is different from the each cycle of the plurality of cycles in the first frame; and

detect a flicker region in the first frame based on the third image data, wherein the flicker region includes a subject that periodically flickers.

10 . The solid-state imaging device according to claim 1 , wherein the circuitry is further configured to:

execute a correction process on a position of a first region of a subject included in the plurality of pieces of the first image data; and

generate the second image data based on the plurality of pieces of the first image data after the correction process.

11 . The solid-state imaging device according to claim 10 , wherein

the circuitry is further configured to execute the correction process on the position of the first region of the subject in the plurality of pieces of the first image data, based on a first motion vector of the first region of the subject.

12 . The solid-state imaging device according to claim 11 , wherein the circuitry is further configured to:

calculate a second motion vector based on third image data of a second frame, wherein the second frame is prior to the first frame; and

calculate the first motion vector of the first region of the subject based on the second motion vector.

13 . The solid-state imaging device according to claim 11 , wherein the circuitry is further configured to:

specify a vanishing point in third image data of a second frame, wherein the second frame is prior to the first frame; and

calculate a second motion vector of a second region of the subject in the second image data of the first frame based on the specified vanishing point.

14 . The solid-state imaging device according to claim 13 , wherein the circuitry is further configured to:

limit a range of search of the second motion vector based on a straight line, wherein the straight line connects the vanishing point and a center of the second region of the subject; and

calculate the second motion vector based on the limited range of the search of the second motion vector.

15 . The solid-state imaging device according to claim 10 , wherein the circuitry is further configured to:

acquire at least one of acceleration information or angular velocity information associated with the solid-state imaging device from an external sensor; and

execute the correction process on the position of the first region of the subject in the plurality of pieces of the first image data based on the acquired at least one of the acceleration information or the angular velocity information.

16 . The solid-state imaging device according to claim 10 , wherein the circuitry is further configured to set the first region of the subject based on at least one of

an image plane phase difference in a case where the subject is imaged, and

a distance to the subject detected by an external sensor in a case where the subject is imaged.

17 . A method of controlling a solid-state imaging device, the method comprising:

reading first image data from a pixel array unit in each cycle of a plurality of cycles in a frame, wherein

the pixel array unit includes a plurality of pixels, and

a plurality of pieces of the first image data is read in the plurality of cycles in the frame;

executing compression and decompression on each of the plurality of pieces of the first image data read in the frame;

adding the plurality of pieces of the first image data that is compressed and decompressed; and

generating second image data of the frame based on the addition of the plurality of pieces of the first image data read in the frame that is compressed and decompressed.

18 . A non-transitory computer-readable medium having stored thereon, computer-executable instructions which, when executed by a computer, cause the computer to execute operations for a solid-state imaging device, the operations comprising:

reading first image data from a pixel array unit in each cycle of a plurality of cycles in a frame, wherein

the pixel array unit includes a plurality of pixels, and

a plurality of pieces of the first image data is read in the plurality of cycles in the frame;

executing compression and decompression on each of the plurality of pieces of the first image data read in the frame;

adding the plurality of pieces of the first image data that is compressed and decompressed; and

generating second image data of the frame based on the addition of the plurality of pieces of the first image data read in the frame that is compressed and decompressed.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2023
From: OZONE, TAKAYOSHI; HARA, IKKI; SAKAMOTO, JUNICHI; SUMIKURA, SHINYA
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 064136/0301 →
Priority Claims (1)
JP 2021-003034 · Jan 12, 2021 · national
Continuity (1)
Related Publication 20240064431A1 · Feb 22, 2024
References Cited (5)
US 20120320236A1 · Toyoda · 2012 [cited by examiner]
JP 2011223477A · 2011 [cited by applicant]
JP 2013005136A · 2013 [cited by applicant]
WO 2017094229A1 · 2017 [cited by applicant]
International Search Report and Written Opinion of PCT Application No. PCT/JP2022/000029, issued on Mar. 29, 2022, 15 pages of ISRWO. [cited by applicant]