IP Library Granted Patent US 12,604,397
Granted Patent B2
US 12,604,397 · App. 17/785,007 · Granted Apr 14, 2026

Method of manufacturing a formed film

Inventors: Ilkka Varjos (Vantaa, FI); Sari Tamminen (Vantaa, FI)
Assignee: CANATU OY
H05K1/0281H05K3/0014H05K3/1291H05K2201/2009H05K2203/1105H05K2203/1131
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,604,397
App. No.
17/785,007
Granted
Apr 14, 2026
Kind
B2
Abstract

A method for manufacturing a formed film including providing a formable film having a conductive pattern on a first side of the formable film. The method may further comprise printing a deformation-preventing element onto the formable film and forming at least one section of the formable film at a forming temperature. A modulus of elasticity of the deformation-preventing element at the forming temperature may be greater than a modulus of elasticity of the formable film at the forming temperature.

Claims (21)

1 . A method for manufacturing a formed film, device comprising steps of:

providing a formable film having a first side and a second side;

forming a conductive pattern onto a first side of the formable film;

forming a deformation-preventing element on the second side of the formable film by printing a nanopowder ink onto the formable film and sintering the nanopowder, wherein the deformation-preventing element is printed on the second side of the formable film opposing the first side of the formable film; and

forming at least one section of the formable film at a forming temperature;

wherein the providing of the formable film comprises forming at least one section of the formable film at a forming temperature; and

wherein a modulus of elasticity of the deformation-preventing element at the forming temperature is greater than a modulus of elasticity of the formable film at the forming temperature to obtain the formed film device.

2 . The method according to claim 1 , wherein the forming the at least one section of the formable film at the forming temperature comprises at least one of:

thermoforming the at least one section of the formable film at the forming temperature; and

injection moulding the at least one section of the formable film at the forming temperature.

3 . The method according to claim 2 , wherein, in the the thermoforming the at least one section of the formable film at the forming temperature, the forming temperature is in the range 130-200° C.

4 . The method according to claim 1 , wherein the forming temperature is greater than a glass transition temperature of the formable film.

5 . The method according to claim 1 , wherein the nanopowder comprises a material selected from: silver, gold, silicon, tungsten, titanium oxide, copper, platinum, palladium, aluminium, aluminium oxide, iron oxide, silica, silicon carbide, silicon dioxide, boron nitride, bismuth oxide, bismuth cobalt zinc oxide, nickel, carbon, and any combinations thereof.

6 . The method according to claim 1 , wherein the formable film comprises a material selected from: polyethylene terephthalate, polycarbonate, polymethyl methacrylate, cyclic olefin copolymer, triacetate, cyclic Olefin Copolymer, poly(vinyl chloride), poly(ethylene 2,6-naphthalate), polyimide, polypropylene, polyethylene, and any combination thereof.

7 . The method according to claim 1 , wherein a thickness of the deformation-preventing element in a direction perpendicular to the formable film is less than 50 micrometres.

8 . The method according to claim 1 , wherein the deformation-preventing element is positioned to at least partially overlap the conductive pattern.

9 . The method according to claim 1 , wherein a distance between the conductive pattern and the deformation-preventing element is less than 10 millimetres.

10 . The method according to claim 1 , wherein the conductive pattern comprises at least one set of conductive traces.

11 . The method according to claim 1 , wherein the formable film further comprises an electronic component, an optical component, a flexible cable, a flexible printed circuit board, and/or an optoelectronic component attached onto the first side of the formable film and electrically coupled to the conductive pattern.

12 . The method according of claim 1 , wherein the formation preventing element is positioned to at least partially overlap the electronic component, the optical component, the flexible cable, the flexible printed circuit board and/or the optoelectronic component.

13 . The method according to claim 1 , wherein the formable film is transparent.

Priority Claims (1)
FI 20196084 · Dec 13, 2019 · national
Continuity (1)
Related Publication 20230014968A1 · Jan 19, 2023
References Cited (40)
US 6528892B2 · Caletka et al. · 2003 [cited by applicant]
US 9431147B2 · Dorfman · 2016 [cited by applicant]
US 10282011B2 · McMillen · 2019 [cited by applicant]
US 20050206047A1 · Lewison · 2005 [cited by examiner]
US 20080020504A1 · Raghurama · 2008 [cited by examiner]
US 20080303145A1 · Takizawa et al. · 2008 [cited by applicant]
US 20130148315A1 · Dabov · 2013 [cited by applicant]
US 20140350161A1 · Dorfman · 2014 [cited by applicant]
US 20150257278A1 · Niskala et al. · 2015 [cited by applicant]
US 20160172741A1 · Panat · 2016 [cited by examiner]
US 20160316570A1 · De Vaan · 2016 [cited by examiner]
US 20170019988A1 · McGrane et al. · 2017 [cited by applicant]
US 20170298242A1 · Mostowy-Gallagher et al. · 2017 [cited by applicant]
US 20180279467A1 · Kamakura · 2018 [cited by applicant]
US 20190028442A1 · Pillai et al. · 2019 [cited by applicant]
US 20230014968A1 · Varjos · 2023 [cited by examiner]
EP 2903043A2 · 2015 [cited by examiner]
EP 3528602A1 · 2019 [cited by applicant]
FR 2754416A1 · 1998 [cited by applicant]
GB 2266999A · 1993 [cited by applicant]
JP 5327192A · 1993 [cited by applicant]
JP 2012231018A · 2012 [cited by applicant]
JP 2016021555A · 2016 [cited by applicant]
KR 100671748B1 · 2007 [cited by applicant]
KR 1020070033329A · 2007 [cited by applicant]
KR 101541618B1 · 2015 [cited by applicant]
TW 201810583A · 2018 [cited by examiner]
WO 198701557A1 · 1987 [cited by applicant]
WO 200187503A1 · 2001 [cited by applicant]
WO 2007130870A2 · 2007 [cited by applicant]
WO 2016145309A1 · 2016 [cited by applicant]
WO 2018168243A1 · 2018 [cited by applicant]
WO 2019160417A1 · 2019 [cited by applicant]
International Search Report for Application No. PCT/FI2020/050828, mailed Mar. 1, 2021, 3 pages. [cited by applicant]
International Preliminary Report on Patentability for Application No. PCT/FI2020/050828, mailed Dec. 15, 2021, 16 pages. [cited by applicant]
Finnish Office Action for Application No. 20196084, dated Nov. 10, 2021, 7 pages. [cited by applicant]
Finnish Search Report for Application No. 20196084, dated Jul. 13, 2020, 2 pages. [cited by applicant]
https://www.designhmi.com/2017/03/25/dupont-in-mold-electronics, “In Mold Electronic Application Design”, Mar. 25, 2017, 17 pages. [cited by applicant]
Office Action for Korean Patent Application No. 10-2022-7017506, dated May 26, 2025, 21 pages. [cited by applicant]
Office Action for Japanese Patent Application No. 022-535741, dated Oct. 29, 2024, 3 pages. [cited by applicant]