IP Library Granted Patent US 12,634,532
Granted Patent B2
US 12,634,532 · App. 18/549,867 · Granted May 19, 2026

Secure decoder and secure decoding methods

Inventor: Richard Clucas (London, GB)
Assignee: V-NOVA INTERNATIONAL LTD
H04N21/234327H04N21/44055
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,634,532
App. No.
18/549,867
Granted
May 19, 2026
Kind
B2
Abstract

A module having access to a secure memory and an unsecure memory, the module configured to: read, from the secure memory via a secure channel, a decrypted decoded rendition of a base layer of a video signal, wherein the decrypted decoded rendition of the base layer has a first resolution; read, from the unsecure memory, a decoded rendition of an enhancement layer of the video signal, wherein decoded rendition of the enhancement layer has a second resolution, wherein the second resolution is higher than the first resolution; generate an upsampled decrypted decoded rendition of the base layer of the video signal by upsampling the decrypted decoded rendition of the base layer such that the upsampled decrypted decoded rendition of the base layer has the second resolution; apply the decoded rendition of the enhancement layer to the upsampled decrypted decoded rendition of the base layer to generate an output plane; output the output plane, via the secured channel, to the secure memory for storage in the secure memory, wherein the output plane is for use in outputting by an output module to a display.

Claims (53)

1 . A module having access to a secure memory and an unsecure memory, the module configured to:

read, from the secure memory via a secure channel, a decrypted decoded rendition of a base layer of a video signal, wherein the decrypted decoded rendition of the base layer has a first resolution;

read, from the unsecure memory, a decoded rendition of an enhancement layer of the video signal, wherein the decoded rendition of the enhancement layer has a second resolution, wherein the second resolution is higher than the first resolution, and wherein the enhancement layer comprises a residual map obtained from a difference between an original rendition of the video signal and a reconstituted rendition generated by upsampling the base layer;

generate an upsampled decrypted decoded rendition of the base layer of the video signal by upsampling the decrypted decoded rendition of the base layer such that the upsampled decrypted decoded rendition of the base layer has the second resolution;

apply the decoded rendition of the enhancement layer to the upsampled decrypted decoded rendition of the base layer to generate an output plane; and

output the output plane, via the secured channel, to the secure memory for storage in the secure memory, wherein the output plane is for use in outputting by an output module to a display.

2 . The module of claim 1 wherein the module is further configured to:

generate predicted residuals by processing the upsampled decrypted decoded rendition of the base layer and the decrypted decoded rendition of the base layer; and

apply the predicted residuals to the upsampled decrypted decoded rendition of the base layer to generate the output plane.

3 . A computing system comprising the module of claim 1 .

4 . The computing system of claim 3 , wherein the computing system further comprises the secure memory, wherein the secured memory is configured to:

store the decrypted decoded rendition of the base layer of video signal;

output via the secure channel, to the module, the decrypted decoded rendition of the base layer of the video signal;

receive, from the module via the secure channel, the output plane generated by the module; and

store the output plane.

5 . The computing system of claim 3 , wherein the computing system further comprises the secure memory, wherein the secured memory is configured to:

receive, from a receiving module, and store a decrypted encoded rendition of the base layer of the video signal;

output the decrypted encoded rendition of the base layer to a base decoding module;

receive, from the base decoding module, the decrypted decoded rendition of the base layer of the video signal generated by the base decoding module; and

store the decrypted decoded rendition of the base layer.

6 . The computer system of claim 3 , the computing system further comprising the secure channel between the secure memory and the module.

7 . The computing system of claim 3 , the computing system further comprising the secure memory, wherein the secure memory is configured to: output the output plane to the output module.

8 . The computing system of claim 3 , the computing system further comprising the unsecure memory, wherein the unsecure memory is configured to:

receive, from a receiving module via an unsecured channel, and store an encoded rendition of the enhancement layer of the video signal;

output the encoded rendition of the enhancement layer to an enhancement decoding module configured to generate the decoded rendition of the enhancement layer by decoding the encoded rendition of the enhancement layer; and

receive, from the unsecure decoding module via the unsecured channel, and store the decoded rendition of the enhancement layer.

9 . The computing system of claim 3 , the computing system further comprising the output module, the output module configured to:

receive, from the secure memory, the output plane; and

output the output plane to a protected display.

10 . The computing system of claim 3 , wherein the output module is a module of a video shifter.

11 . The computing system of claim 10 , wherein the video shifter is further configured to perform one or more of:

resizing the output plane;

overlaying subtitles onto the output plane;

overlaying graphics onto the output plane;

sharpening the output plane;

performing a filter functions on the output plane.

12 . The computing system of claim 3 , wherein the module is a module of hardware block.

13 . The computing system of claim 3 , wherein the module is a processing unit operating in a trusted execution zone.

14 . The computing system of claim 3 , wherein the module is a module in a graphics processing unit (GPU).

15 . The computing system of claim 3 , wherein the module is a hardware upscaler operating in secure memory.

16 . The computing system of claim 3 , wherein the enhancement layer is compliant with the LCEVC standard.

17 . A mobile phone or TV set top box comprising the computing system of claim 3 .

18 . A method comprising reading, from a secure memory via a secure channel, a decrypted decoded rendition of a base layer of a video signal, wherein the decrypted decoded rendition of the base layer has a first resolution;

reading, from an unsecure memory, a decoded rendition of an enhancement layer of the video signal, wherein the decoded rendition of the enhancement layer has a second resolution, wherein the second resolution is higher than the first resolution, and wherein the enhancement layer comprises a residual map obtained from a difference between an original rendition of the video signal and a reconstituted rendition generated by upsampling the base layer;

generating an upsampled decrypted decoded rendition of the base layer of the video signal by upsampling the decrypted decoded rendition of the base layer such that the upsampled decrypted decoded rendition of the base layer has the second resolution;

applying the decoded rendition of the enhancement layer to the upsampled decrypted decoded rendition of the base layer to generate an output plane; and

outputting the output plane, via the secured channel, to the secure memory for storage in the secure memory, wherein the output plane is for use in outputting by an output module to a display.

19 . A non-transitory computer readable medium comprising computer program code configured to cause a processor to perform the following:

read, from a secure memory via a secure channel, a decrypted decoded rendition of a base layer of a video signal, wherein the decrypted decoded rendition of the base layer has a first resolution;

read, from an unsecure memory, a decoded rendition of an enhancement layer of the video signal, wherein the decoded rendition of the enhancement layer has a second resolution, wherein the second resolution is higher than the first resolution, and wherein the enhancement layer comprises a residual map obtained from a difference between an original rendition of the video signal and a reconstituted rendition generated by upsampling the base layer;

generate an upsampled decrypted decoded rendition of the base layer of the video signal by upsampling the decrypted decoded rendition of the base layer such that the upsampled decrypted decoded rendition of the base layer has the second resolution;

apply the decoded rendition of the enhancement layer to the upsampled decrypted decoded rendition of the base layer to generate an output plane; and

output the output plane, via the secured channel, to the secure memory for storage in the secure memory, wherein the output plane is for use in outputting by an output module to a display.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2026
From: CLUCAS, RICHARD
To: V-NOVA INTERNATIONAL LIMITED
Reel/Frame 073935/0702 →
Priority Claims (1)
GB 2107036 · May 17, 2021 · national
Continuity (1)
Related Publication 20240305839A1 · Sep 12, 2024
References Cited (18)
US 6957350B1 · Demos · 2005 [cited by applicant]
US 10397616B2 · Dong · 2019 [cited by examiner]
US 20020150158A1 · Wu · 2002 [cited by examiner]
US 20040196975A1 · Zhu · 2004 [cited by examiner]
US 20050185795A1 · Song · 2005 [cited by examiner]
US 20090187772A1 · Lange · 2009 [cited by examiner]
US 20100260260A1 · Wiegand · 2010 [cited by examiner]
US 20110064220A1 · Chen · 2011 [cited by examiner]
US 20110316972A1 · Demas · 2011 [cited by examiner]
US 20130230096A1 · Lasserre · 2013 [cited by examiner]
US 20160070887A1 · Wu · 2016 [cited by examiner]
US 20190098052A1 · Kim · 2019 [cited by examiner]
US 20230100615A1 · Yuan · 2023 [cited by examiner]
International Search Report and Written Opinion received for PCT Patent Application No. PCT/GB2022/051238, mailed on Aug. 1, 2022, 15 pages. [cited by applicant]
Manoranjan et al, “Media Data Protection during Execution on Mobile Platforms – A Review,” Jul. 4, 2014. [cited by applicant]
Meardi Guido et al, “MPEG-5 part 2: Low Complexity Enhancement Video Coding (LCEVC): Overview and performance evaluation”, SPIE Proceedings; [Proceedings of SPIE ISSN 0277-786X], SPIE, US,vol. (0} 11510, Aug. 21, 2020 (… [cited by applicant]
Text of ISO/IEC 23001-7z2016 DAM 2 Improvements on selective encryption, 134. MPEG MEETING; Apr. 26, 2021-Apr. 30, 2021; Online; (Motion Picture Expert Group or ISO/IEC JTC1/SC29NVG11), No. n20298 May 7, 2021. [cited by applicant]
VR Industry Forum, “This Draft Deliverable Is Being Offered Without Any Warranty Whatsoever, and in Particular, Any Warranty of Non-Infringement Is Expressly Disclaimed, Any Use of This Draft Deliverable Shall Be Made E… [cited by applicant]