IP Library Granted Patent US 12,656,185
Granted Patent B2
US 12,656,185 · App. 17/793,012 · Granted Jun 16, 2026

Power module with integrated temperature sensing conductor loop

Inventors: Sebastian Strache (Wannweil, DE); Jan Homoth (Reutlingen, DE); Thoralf Rosahl (Eningen, DE); Alexander Barner (Reutlingen, DE); Oliver Grossmann (Reutlingen, DE)
Assignee: ROBERT BOSCH GMBH
G01K7/16G01K2215/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,656,185
App. No.
17/793,012
Granted
Jun 16, 2026
Kind
B2
Abstract

A power module. The power module includes a substrate and at least one power transistor arranged on a bottom side of the substrate. The power module includes at least one power connection connected to the substrate. A conductor loop for measuring temperature is arranged on an inner or outer substrate layer or a top side opposite the power transistor.

Claims (20)

1 . A power module, comprising:

a multi-layer substrate including a bottom side of the substrate, wherein the bottom side is a lowest layer of the substrate having conducting elements;

at least one power transistor arranged on the bottom side of the substrate;

at least one power connection connected to the substrate; and

a conductor loop configured to measure temperature is arranged on an inner or outer substrate layer or a top side of the substrate opposite the power transistor.

2 . The power module as recited in claim 1 , wherein the conductor loop has a meandering shape.

3 . The power module as recited in claim 1 , wherein the conductor loop is arranged above a source of the power transistor.

4 . The power module as recited in claim 1 , wherein the conductor loop extends over a plurality of substrate layers.

5 . The power module as recited in claim 1 , wherein at least two power transistors are arranged on the substrate, wherein a separate conductor loop for measuring temperature is arranged above each of the at least two power transistors in an inner substrate layer or the top side of the substrate.

6 . The power module as recited in claim 1 , wherein the conductor loop includes a temperature-dependent resistor.

7 . The power module as recited in claim 5 , further comprising:

at least one application-specific integrated circuit connected to the at least two power transistors and to the separate conductor loops.

8 . The power module as recited in claim 7 , wherein the application-specific integrated circuit is configured so that it controls the loading of the at least two power transistors in such a way that the temperature measured by the conductor loops is equal.

9 . The power module as recited in claim 1 , wherein the substrate includes a multi-layer low-temperature co-fired ceramic.

10 . The power module as recited in claim 1 , wherein the temperature measurement takes place in the conductor loop by way of a four-point measurement or an end-of-line calibration.

11 . The power module as recited in claim 1 , wherein a plurality of conductor loops are arranged in different substrate layers and connected in series.

12 . The power module as recited in claim 1 , wherein the power module includes at least two substrates.

13 . The power module as recited in claim 1 , further comprising a plurality of power semiconductor devices embedded between substrate layers.

14 . The power module as recited in claim 12 , further comprising a plurality of power semiconductor devices embedded between the two substrates, wherein conductor loops for measuring temperature are arranged in at least one of the substrates.

15 . The power module as recited in claim 1 , further comprising at least one power semiconductor device, wherein a further conductor loop for measuring temperature is arranged on a top side of the substrate opposite the power semiconductor device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2023
From: STRACHE, SEBASTIAN; HOMOTH, JAN; ROSAHL, THORALF; BARNER, ALEXANDER; GROSSMANN, OLIVER
To: ROBERT BOSCH GMBH
Reel/Frame 065050/0741 →
Priority Claims (1)
DE 10 2020 203 918.6 · Mar 26, 2020 · national
Continuity (1)
Related Publication 20230082076A1 · Mar 16, 2023
References Cited (14)
US 10260961B2 · Ferguson et al. · 2019 [cited by applicant]
US 20170125998A1 · Tiziani et al. · 2017 [cited by applicant]
US 20170176260A1 · Ferguson et al. · 2017 [cited by applicant]
US 20190259837A1 · Masuda · 2019 [cited by examiner]
CN 104157644A · 2014 [cited by applicant]
DE 19522126A1 · 1997 [cited by applicant]
DE 102010050315A1 · 2012 [cited by examiner]
DE 102014208526A1 · 2015 [cited by applicant]
FR 2759456A1 · 1998 [cited by examiner]
KR 20170137506A · 2017 [cited by examiner]
“Co-fired Ceramic”, Wikipedia, Dec. 18, 2019, https://en.wikipedia.org/w/index.php?title=Co-fired_ceramic&oldid=931277160 (Year: 2019). [cited by examiner]
Honsberg, Christiana and Bowden, Stuart, PV Education, Apr. 22, 2018, https://www.pveducation.org/pvcdrom/characterisation/four-point-probe-resistivity-measurements (Year: 2018). [cited by examiner]
“IC Package Types and How to Choose One”, AnySilicon, May 29, 2019, https://anysilicon.com/ic-package-types-and-how-to-choose-one/ (Year: 2019). [cited by examiner]
International Search Report for PCT/EP2021/057382, Issued Jul. 6, 2021. [cited by applicant]