IP Library › Granted Patent US 12,695,446
Granted Patent B2
US 12,695,446 · App. 18/590,343 · Granted Jul 28, 2026

Blanking-time-less desaturation protection method for power devices

Inventors: Zhehui Guo (Tallahassee, FL); Hui Li (Tallahassee, FL)
Assignee: The Florida State University Research Foundation, Inc.
H03K17/0812
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,695,446
App. No.
18/590,343
Filed
Feb 28, 2024
Granted
Jul 28, 2026
Kind
B2
Art Unit
2838
USPC
361/18
Abstract

The disclosure relates to a devices, systems and methods implementing desaturation protection during faults (over-current or short-circuit faults) for a power device by monitoring drain source voltage and rate of change of the drain source voltage which provides a fault response time (t 0 to t 2 ) that is shorter than the blanking time (t 0 to t 5 ) required by conventional desaturation protection methods.

Claims (8)

1 . A circuit that provides blanking-time-less desaturation protection for a power device during a fault, comprising:

a desaturation protection sub-circuit;

a fault monitoring sub-circuit; and

a totem-pole driver sub-circuit,

wherein a drain-source voltage, V ds , and a rate of change of the drain-source voltage, dv/dt, of the power device are monitored during the fault, wherein the fault comprises a short-circuit (SC) fault and the SC fault is first monitored by the fault monitoring circuit at a time, t 2 , by sensing fall in dv/dt of Vds, wherein t 2 is shorter than the blanking time t 5 , and then monitored by the desaturation protection circuit at time t 5 , and wherein once the SC fault is monitored at time t 2 by the fault monitoring circuit, active gate clamping is activated by the totem-pole driver sub-circuit to mitigate a SC current until desaturation protection is triggered at time t 5 , after which the power device is fully turned off,

wherein the circuit provides a fault response time (t 0 to t 2 ) that is shorter than a blanking time (t 0 to t 5 ) required by conventional desaturation protection methods.

2 . The circuit of claim 1 , wherein the fault comprises an over-current (OC) fault and detection of V ds by the desaturation protection sub-circuit is used to monitor the OC fault.

3 . The system of claim 1 , wherein the power device comprises a Si, SiC, or GaN power device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2024
From: GUO, ZHEHUI; LI, HUI
To: THE FLORIDA STATE UNIVERSITY RESEARCH FOUNDATION, INC.
Reel/Frame 067640/0220 →
Continuity (2)
Provisional Application 63448860 · Feb 28, 2023
Related Publication 20240291476A1 · Aug 29, 2024
References Cited (15)
US 8885310B2 · Kandah · 2014 [cited by applicant]
US 20210098982A1 · Li · 2021 [cited by examiner]
US 20210351770A1 · Liu et al. · 2021 [cited by applicant]
CN 110838787B · 2020 [cited by examiner]
WO WO2021040153A1 · 2021 [cited by examiner]
WO WO2022088010A1 · 2022 [cited by examiner]
B. Hu, X. Lyu, D. Xing, D. Ma, J. Brothers, R. Na and J. Wang, “A survey on recent advances of MV silicon carbide power devices,” in Proc. IEEE Energy Convers. Congr. Expo., 2018, pp. 2420-2427. [cited by applicant]
P. D. Reigosa, H. Luo and F. Iannuzzo, “Implications of ageing Through power cycling on the short-circuit robustness of 1.2-kV SiC MOSFETs,” IEEE Trans. Power Electron., vol. 34, No. 11, pp. 11182-11190, Nov. 2019. [cited by applicant]
A. Tripathi, K. Mainali, S. Madhusoodhanan, A. Yadav, K. Vechalapu and S. Bhattacharya, “A MV intelligent gate driver for 15-kV SiC IGBT and 10-KV SiC MOSFET,” in Proc. IEEE Appl. Power Electron. Conf., 2016, pp. 2076-2… [cited by applicant]
Y. Cui, Z. Zhang, P. Yi and L. Wei, “Investigation of current mirror based overcurrent protection for 1200-V/800-A high power SiC MOSFET modules,” in Proc. IEEE Energy Convers. Congr. Expo., 2019, pp. 6161-6165. [cited by applicant]
D. Rothmund, D. Bortis and J. W. Kolar, “Highly compact isolated gate driver with ultrafast overcurrent protection for 10-KV SiC MOSFETs,” CPSS Trans. Power Electron. Appl., vol. 3, No. 4, pp. 278-291, Dec. 2018. [cited by applicant]
J. Wang, S. Mocevic, R. Burgos and D. Boroyevich, “High-scalability enhanced gate drivers for SiC MOSFET modules with transient immunity beyond 100 V/ns, ” IEEE Trans. Power Electron., vol. 35, No. 10, pp. 10180-10199, … [cited by applicant]
Z. Wang, X. Shi, Y. Xue, L. M. Tolbert, F. Wang and B. J. Blalock, “Design and performance evaluation of overcurrent protection schemes for silicon carbide (SiC) power MOSFETs,” IEEE Trans. Ind. Electron. vol. 61, No. 1… [cited by applicant]
X. Huang et al., “Comprehensive analysis and improvement methods of noise immunity of desat protection for high voltage SiC MOSFETs with high dv/dt,” IEEE Open J. Power Electron., vol. 3, pp. 36-50, 2022. [cited by applicant]
X. Lyu et al., “A reliable ultrafast short-circuit protection method for E-mode GaN Hemt,” IEEE Trans. Power Electron., vol. 35, No. 9, pp. 8926-8933, Sep. 2020. [cited by applicant]