IP Library Granted Patent US 12,702,004
Granted Patent B2
US 12,702,004 · App. 18/083,554 · Granted Aug 4, 2026

Thermal expansion matched chip module with integrated liquid cooling

Inventors: Evan Colgan (Montvale, NJ); Jae-Woong Nah (Closter, NJ); Katsuyuki Sakuma (Fishkill, NY); Kamal K. Sikka (Poughkeepsie, NY); Joshua M. Rubin (Albany, NY); Frank Robert Libsch (White Plains, NY)
Assignee: International Business Machines Corporation
H10W40/47H10W90/00H10W70/635H10W72/072H10W72/073H10W72/07354H10W72/325H10W72/347H10W72/352H10W72/354H10W74/15H10W90/724H10W90/734
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,702,004
App. No.
18/083,554
Filed
Dec 18, 2022
Granted
Aug 4, 2026
Kind
B2
Art Unit
2899
USPC
257/698
Abstract

A chip and cooler assembly includes an active or passive interposer that has a front side and a back side. Integrated circuit chips are mounted onto the back side of the interposer. Each of the chips has a front side that is attached to the interposer and a back side that faces away from the interposer. Gaps separate the chips. The assembly also includes a frame that is fitted into the gaps between the chips. The frame is CTE-matched to the chips. The frame and the chips define a back side surface. A cooler module is attached to the back side surface. The cooler module is CTE-matched to the chips. The cooler module includes a microchannel cooler that is disposed directly against the back sides of the chips and a manifold that is attached to the microchannel cooler opposite the chips. The manifold is CTE-matched to the microchannel cooler.

Claims (22)

1 . A chip and cooler assembly comprising:

an interposer that has a front side and a back side;

a plurality of integrated circuit chips that are mounted onto the back side of the interposer, wherein each of the integrated circuit chips has a front side that is attached to the interposer and a back side that faces away from the interposer, wherein gaps separate the integrated circuit chips;

a frame that is fitted around the integrated circuit chips, wherein the frame is coefficient of thermal expansion (CTE)-matched to the integrated circuit chips, wherein the frame and the integrated circuit chips define a back side surface; and

a cooler module that is attached to the back side surface, the cooler module being CTE-matched to the integrated circuit chips, and the cooler module comprising a microchannel cooler that is disposed against the back sides of the integrated circuit chips and a manifold that is attached to the microchannel cooler opposite the integrated circuit chips, the manifold being CTE-matched to the microchannel cooler, and comprising a top piece and a bottom piece bonded together, wherein a material of the manifold comprises a glass.

2 . The chip and cooler assembly of claim 1 , further comprising:

a plurality of thinner chips that are embedded in portions of the gaps between the plurality of integrated circuit chips, wherein the frame is thinner above the thinner chips and is thicker where the thinner chips are not present.

3 . The chip and cooler assembly of claim 1 , wherein the integrated circuit chips have electrical contacts at their front sides, and the interposer comprises land grid array pads that are disposed at the front side of the interposer further comprises through vias that connect the electrical contacts of the integrated circuit chips to the land grid array pads.

4 . The chip and cooler assembly of claim 1 , wherein the interposer is CTE-matched to the integrated circuit chips and includes a redistribution wiring layer that is adjacent to the integrated circuit chips.

5 . The chip and cooler assembly of claim 1 , wherein at least one of the integrated circuit chips is mounted to the interposer by hybrid bonds.

6 . The chip and cooler assembly of claim 1 , wherein the frame comprises multiple pieces.

7 . The chip and cooler assembly of claim 6 , wherein the multiple pieces comprise multiple layers of silicon joined together.

8 . The chip and cooler assembly of claim 7 , wherein the multiple layers include a first layer that is present around an entire edge of the chip and cooler assembly and a second layer atop the first layer, wherein the second layer is present at a first side of the chip and cooler assembly but is not present at a side of the chip and cooler assembly that is opposite the first side.

9 . The chip and cooler assembly of claim 1 , further comprising a filled thermal rigid adhesive that attaches the microchannel cooler to the integrated circuit chips.

10 . The chip and cooler assembly of claim 1 , further comprising a metallic substance that attaches the microchannel cooler to the integrated circuit chips.

11 . The chip and cooler assembly of claim 1 , wherein the chip and cooler assembly is between 2 mm and 25 mm thick.

12 . The chip and cooler assembly of claim 1 , wherein the chip and cooler assembly is between 4 mm and 12 mm thick.

13 . The chip and cooler assembly of claim 1 , further comprising a filled material that adheres together the interposer, the frame, the integrated circuit chips, and the microchannel cooler and fills gaps therebetween.

14 . The chip and cooler assembly of claim 13 , wherein the filled material has a CTE between about 0.6×10 −6 /K and about 5.8×10 −6 /K.

15 . The chip and cooler assembly of claim 1 , further comprising a loading block atop the manifold, wherein the loading block has holes matching holes of the manifold, has O-rings surrounding the holes of the loading block, and has additional O-rings distributed in a uniform array across an interface of the loading block and the manifold.

16 . The chip and cooler assembly of claim 15 , wherein the top piece comprises one or more inlet holes and one or more outlet holes that extend from a top of the manifold through the top piece to grooves that run across a bottom of the top piece, and wherein the bottom piece comprises a plurality of holes that open from each groove through the bottom piece to the microchannel cooler.

17 . The chip and cooler assembly of claim 1 , wherein the interposer is an active interposer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2022
From: COLGAN, EVAN; NAH, JAE-WOONG; SAKUMA, KATSUYUKI; SIKKA, KAMAL K.; RUBIN, JOSHUA M.; LIBSCH, FRANK ROBERT
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 062133/0447 →
Continuity (1)
Related Publication 20240203822A1 · Jun 20, 2024
References Cited (51)
US 4561040A · Eastman · 1985 [cited by applicant]
US 5099311A · Bonde · 1992 [cited by applicant]
US 6399892B1 · Milkovich · 2002 [cited by applicant]
US 6746898B2 · Lin · 2004 [cited by applicant]
US 7334630B2 · Goodson · 2008 [cited by applicant]
US 7888786B2 · Andry · 2011 [cited by applicant]
US 7911044B2 · Yang · 2011 [cited by applicant]
US 8115302B2 · Andry · 2012 [cited by applicant]
US 9035452B2 · Weaver · 2015 [cited by applicant]
US 9224681B2 · Ebefors · 2015 [cited by applicant]
US 9355997B2 · Katkar · 2016 [cited by applicant]
US 9568960B2 · Colgan · 2017 [cited by applicant]
US 9852960B2 · Colgan · 2017 [cited by applicant]
US 10741468B2 · Groothuis et al. · 2020 [cited by applicant]
US 11043478B2 · Traverso · 2021 [cited by applicant]
US 11195789B2 · Hoffmeyer · 2021 [cited by applicant]
US 20060002088A1 · Bezama et al. · 2006 [cited by applicant]
US 20060103011A1 · Andry · 2006 [cited by applicant]
US 20060180924A1 · Andry · 2006 [cited by examiner]
US 20130228914A1 · Di Stefano · 2013 [cited by applicant]
US 20160165755A1 · Bodenweber · 2016 [cited by applicant]
US 20160276294A1 · Katkar · 2016 [cited by examiner]
US 20200118907A1 · Brunschwiler · 2020 [cited by applicant]
US 20200411313A1 · Kim · 2020 [cited by applicant]
US 20220217845A1 · Salmon · 2022 [cited by applicant]
CN 1728365 · 2006 [cited by applicant]
CN 120380595A · 2025 [cited by applicant]
DE 112023005300T5 · 2025 [cited by applicant]
GB 2641611A · 2025 [cited by applicant]
WO 2024131431A1 · 2024 [cited by applicant]
Ahearn et al., “Silicon Heat Sink Method to Control Integrated Circuit Chip Operating Temperatures”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000066155D, IP.com Electronic Publication Date: Feb… [cited by applicant]
Author Unknown, “Impinging Heat Sink with flow-through passages for Cooling Multi-Component Modules”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000013376D, IP.com Electronic Publication Date: Ju… [cited by applicant]
Berding, “Multiple Thermal Expansion Coefficient Substrates”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000061499D, IP.com Electronic Publication Date: Mar. 9, 2005, 3 pages. [cited by applicant]
Brady et al., “Alternative Metallurgy for Glass Ceramic Modules”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000103820D, IP.com Electronic Publication Date: Mar. 18, 2005, 3 pages. [cited by applicant]
Brydon, Jr., “Heat Sink”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000090277D, IP.com Electronic Publication Date: Mar. 5, 2005, 3 pages. [cited by applicant]
Chu et al., “Curvature Enhanced Jet Cooling for Chips with Heat Sinks”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000122067D, IP.com Electronic Publication Date: Apr. 4, 2005, 2 pages. [cited by applicant]
Chu et al., “Silicon Heat Sink for Semiconductor Chip”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000049037D, IP.com Electronic Publication Date: Feb. 9, 2005, 3 pages. [cited by applicant]
Clarke, “Low Thermal Expansion Ceramic Having High Fracture Toughness”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000119684D, IP.com Electronic Publication Date: Apr. 2, 2005, 4 pages. [cited by applicant]
Disclosed Anonymously, “Compact Multi-Chip or Single Chip Modules for High Temperature Applications Using Flip Chip”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000139461D, IP.com Electronic Publ… [cited by applicant]
Eldridge et al., “Heat Pipe Vapor Cooling Etched Silicon Structure”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000044925D, IP.com Electronic Publication Date: Feb. 6, 2005, 3 pages. [cited by applicant]
Gregor et al., “Porous Silicon Interface to Enhance Heat Transfer From Silicon Substrate to Liquid”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000086371D, IP.com Electronic Publication Date: Mar… [cited by applicant]
Howard, “Semiconductor Device Package Having a Substrate With a Coefficient of Expansion Matching Silicon”, An P.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000089813D, IP.com Electronic Publication Dat… [cited by applicant]
Lacombe et al., “Flexible Heat Conducting Sheet Material for Semiconductor Packages”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000045633D, IP.com Electronic Publication Date: Feb. 7, 2005, 5 pa… [cited by applicant]
Noth, “Heat Transfer From Silicon Chips and Wafers”, An IP.com Prior Art Database Technical Disclosure, IP.com No. IPCOM000083354D, IP.com Electronic Publication Date: Mar. 1, 2005, 3 pages. [cited by applicant]
Authorized office Chen Ze, China National Intellectual Property Administration. ISR & WO Related PCT Application PCT/CN2023/133606 on Feb. 7, 2024. Pages: 8. [cited by applicant]
Chen et al., “Design, integration and performance analysis of a lid-integral microchannel cooling module for high-power chip”, Applied Thermal Engineering 198 (2021): 117457, Aug. 16, 2021, 11 pages. [cited by applicant]
Colgan et al., “A Practical Implementation of Silicon Microchannel Coolers for High Power Chips”, IEEE transactions on components and packaging technologies 30.2, Jun. 2007, pp. 218-225. [cited by applicant]
Lapedus, “Next-Gen 3D Chip/Packaging Race Begins”, Retrieved from: https://semiengineering.com/next-gen-3d-chip-packaging-race-begins/, Jan. 31, 2022, 21 pages. [cited by applicant]
Moore, “Behind Intel's HPC Chip that Will Pierce the Exascale Barrier Ponte Vecchio packs in a lot of silicon to power the Aurora supercomputer”, Retrieved from: https://spectrum.ieee.org/intel-s-exascale-supercomputer-… [cited by applicant]
Unknown, “Silicon Capacitors LPSC Series”, Retrieved from: https://web.archive.org/web/20211207130308/https://www.murata.com/en-us/products/capacitor/siliconcapacitors/overview/lineup/lpsc, Dec. 7, 2021, 4 pages. [cited by applicant]
Unknown, “Technical Details of HermeS®”, Retrieved from: https://www.schott.com/en-us/products/hermes-p1000280/technical-details, Retrieved from the Internet on Sep. 2, 2025, 5 pages. [cited by applicant]