IP Library Granted Patent US 12,712,558
Granted Patent B2
US 12,712,558 · App. 18/932,789 · Granted Aug 18, 2026

Data sensing circuit with parallel digital filter processing

Inventors: Grant Howard McGibney (Calgary, CA); Patrick Troy Gray (Cedar Park, TX); Gerald Dale Morrison (Redmond, WA); Daniel Keith Van Ostrand (Leander, TX)
Assignee: SigmaSense, LLC.
H03M1/0626G06F3/044H03H7/0161H03M1/1245H03M3/462G06F3/041
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,712,558
App. No.
18/932,789
Filed
Oct 31, 2024
Granted
Aug 18, 2026
Kind
B2
Art Unit
2845
USPC
341/155
Abstract

An analog to digital conversion circuit of a touch screen computing device includes a plurality of analog to digital converter circuits operable to convert a plurality of analog signals into a plurality of digital signals at an oversampling rate, a digital decimation filtering module operable to convert the plurality of digital signals into a plurality of digital filtered signals at a first output rate, a coefficient processor operable to generate real component coefficients and imaginary component coefficients of a filtering function at a plurality of frequencies, a first bandpass filter circuit operable to produce first affect values at known frequencies of the plurality of frequencies, and a second bandpass filter circuit operable to produce second affect values at selected frequencies of the plurality of frequencies.

Claims (32)

1 . An analog to digital conversion circuit of a touch screen computing device, wherein the analog to digital conversion circuit comprises:

a plurality of analog to digital converter circuits operable to convert a plurality of analog signals into a plurality of digital signals at an oversampling rate;

a digital decimation filtering module operable to convert the plurality of digital signals into a plurality of digital filtered signals at a first output rate;

a coefficient processor operable to generate real component coefficients and imaginary component coefficients of a filtering function at a plurality of frequencies;

a first bandpass filter circuit operable to produce first affect values at known frequencies of the plurality of frequencies based on first real component coefficients and first imaginary components of the real component coefficients and imaginary component coefficients and the plurality of digital filtered signals; and

a second bandpass filter circuit operable to produce second affect values at selected frequencies of the plurality of frequencies based on second real component coefficients and second imaginary components of the real component coefficients and imaginary component coefficients and the plurality of digital filtered signals.

2 . The analog to digital conversion circuit of claim 1 , wherein the first bandpass filter circuit further comprises:

a real component circuit including:

a first multiplier operable to multiply the first real component coefficients with a digital filtered signal of the plurality of digital filtered signals to produce a first plurality of multiplication results;

a first accumulator operable to accumulate the first plurality of multiplication results until a first real component value of a first affect value of the first affect values at a known frequency of the known frequencies is produced; and

a first output buffer operable to output the first real component value; and

an imaginary component circuit including:

a second multiplier operable to multiply the first imaginary component coefficients with the digital filtered signal to produce a second plurality of multiplication results;

a second accumulator operable to accumulate the second plurality of multiplication results until an imaginary component value of the first affect value at the known frequency is produced; and

a second output buffer operable to output the first imaginary component value.

3 . The analog to digital conversion circuit of claim 1 , wherein the second bandpass filter circuit further comprises:

a real component circuit including:

a first multiplier operable to multiply the second real component coefficients with a digital filtered signal of the plurality of digital filtered signals to produce a first plurality of multiplication results;

a first accumulator operable to accumulate the first plurality of multiplication results until a first real component value of a second affect value of the second affect values at a selected frequency of the selected frequencies is produced; and

a first output buffer operable to output the second real component value; and

an imaginary component circuit including:

a second multiplier operable to multiply the second imaginary component coefficients with the digital filtered signal to produce a second plurality of multiplication results;

a second accumulator operable to accumulate the second plurality of multiplication results until a second imaginary component value of the second affect value at the selected frequency is produced; and

a second output buffer operable to output the second imaginary component value.

4 . The analog to digital conversion circuit of claim 1 , wherein the known frequencies include one or more of a self frequency and a pen frequency.

5 . The analog to digital conversion circuit of claim 1 , wherein the selected frequencies include mutual frequencies associated with regions of interest.

6 . The analog to digital conversion circuit of claim 1 further comprises:

a processing module operable to:

interpret one or more of the first affect values and the second affect values as touch data; and

output the touch data at an output rate.

7 . The analog to digital conversion circuit of claim 6 , wherein the processing module is further operable to:

select the selected frequencies.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2024
From: MCGIBNEY, GRANT HOWARD; GRAY, PATRICK TROY; MORRISON, GERALD DALE; VAN OSTRAND, DANIEL KEITH
To: SIGMASENSE, LLC.
Reel/Frame 069087/0137 →
Continuity (6)
Continuation 18299734 · Apr 13, 2023
Continuation 17650047 · Feb 4, 2022
Continuation 17168962 · Feb 5, 2021
Continuation 16780133 · Feb 3, 2020
Continuation 16365169 · Mar 26, 2019
Related Publication 20250055467A1 · Feb 13, 2025
References Cited (48)
US 5437178A · Esin et al. · 1995 [cited by applicant]
US 6218972B1 · Groshong · 2001 [cited by applicant]
US 6600788B1 · Dick · 2003 [cited by applicant]
US 6665013B1 · Fossum et al. · 2003 [cited by applicant]
US 7253762B2 · Huang · 2007 [cited by applicant]
US 7427938B2 · Kim · 2008 [cited by applicant]
US 7476233B1 · Wiener et al. · 2009 [cited by applicant]
US 7528755B2 · Hammerschmidt · 2009 [cited by applicant]
US 8031094B2 · Hotelling · 2011 [cited by applicant]
US 8089289B1 · Kremin et al. · 2012 [cited by applicant]
US 8279180B2 · Hotelling et al. · 2012 [cited by applicant]
US 8547114B2 · Kremin · 2013 [cited by applicant]
US 8625726B2 · Kuan · 2014 [cited by applicant]
US 8664548B2 · Wilson · 2014 [cited by applicant]
US 8681122B2 · Pirogov · 2014 [cited by applicant]
US 9000961B2 · Pascal · 2015 [cited by applicant]
US 9201547B2 · Elias · 2015 [cited by applicant]
US 9459746B2 · Rosenberg · 2016 [cited by applicant]
US 9625505B2 · Kesterson · 2017 [cited by examiner]
US 9762259B1 · Pu · 2017 [cited by applicant]
US 10146379B2 · Wang · 2018 [cited by examiner]
US 10222912B2 · Hristov · 2019 [cited by applicant]
US 10554215B1 · Mcgibney · 2020 [cited by applicant]
US 20030052657A1 · Koernle et al. · 2003 [cited by applicant]
US 20050235758A1 · Kowal et al. · 2005 [cited by applicant]
US 20110063154A1 · Hotelling et al. · 2011 [cited by applicant]
US 20110298745A1 · Souchkov · 2011 [cited by applicant]
US 20130278447A1 · Kremin · 2013 [cited by applicant]
US 20160188049A1 · Yang et al. · 2016 [cited by applicant]
US 20180157354A1 · Blondin et al. · 2018 [cited by applicant]
US 20180275824A1 · Li · 2018 [cited by applicant]
CN 1826811A · 2006 [cited by applicant]
CN 101202593A · 2008 [cited by applicant]
CN 101383602A · 2009 [cited by applicant]
CN 102971961A · 2013 [cited by applicant]
CN 103051347A · 2013 [cited by applicant]
CN 104052166A · 2014 [cited by applicant]
CN 104181577A · 2014 [cited by applicant]
CN 104536627A · 2015 [cited by applicant]
CN 107078554A · 2017 [cited by applicant]
CN 107771273A · 2018 [cited by applicant]
EP 2284637A1 · 2011 [cited by applicant]
EP 2521268A1 · 2012 [cited by applicant]
Baker; How delta-sigma ADCs work, Part 1; Analog Applications Journal; Oct. 1, 2011; 6 pgs. [cited by applicant]
Brian Pisani, Digital Filter Types in Delta-Sigma ADCs, Application Report SBAA230, May 2017, pp. 1-8, Texas Instruments Incorporated, Dallas, Texas. [cited by applicant]
European Patent Office; Extended European Search Report; Application No. 19853507.2; Jun. 13, 2023; 7 pgs. [cited by applicant]
International Searching Authority; International Search Report and Written Opinion; International Application No. PCT/US2020/024123; Jun. 23, 2020; 8 pgs. [cited by applicant]
China National Intellectual Property Administration; Office Action; Application No. 202080024597.7; Mar. 7, 2025; 6 pgs. [cited by applicant]