IP Library › Granted Patent US 5,181,091
Granted Patent Utility
US 5,181,091 · App. 07/760,411

Integrated circuit with improved protection against negative transients

Inventors: Thomas E. Harrington, III, Robert D. Lee
Patented Case View Patent ↗
Granted: Jan 19, 1993 Filed: Sep 16, 1991
Inventors
Thomas E. Harrington, III
Robert D. Lee
Assignee (at issue)
Dallas Semiconductor Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,181,091
App. No.
07/760,411
Filed
1991-09-16
Granted
1993-01-19
Kind
A