IP Library › Granted Patent US 5,197,023
Granted Patent Utility
US 5,197,023 · App. 07/786,335

Hardware arrangement for floating-point addition and subtraction

Inventor: Takashi Nakayama
Patented Case View Patent ↗
Granted: Mar 23, 1993 Filed: Oct 31, 1991
Inventor
Takashi Nakayama
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,197,023
App. No.
07/786,335
Filed
1991-10-31
Granted
1993-03-23
Kind
A