IP Library › Granted Patent US 5,296,742
Granted Patent Utility
US 5,296,742 · App. 07/795,731

Multilayered integrated circuit chip wiring arrangement

Inventor: Isami Sakai
Patented Case View Patent ↗
Granted: Mar 22, 1994 Filed: Nov 21, 1991
Inventor
Isami Sakai
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,296,742
App. No.
07/795,731
Filed
1991-11-21
Granted
1994-03-22
Kind
A