Process for fabricating an integrated circuit device by forming a planarized polysilazane layer and oxidizing to form oxide layer

Granted: May 10, 1994 Filed: Feb 24, 1993

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.