IP Library Granted Patent US 5,369,609
Granted Patent Utility
US 5,369,609 · App. 07/974,787

Floating gate memory array with latches having improved immunity to write disturbance, and with storage latches

Inventors: Ping-Wei Wang, Ching-Shi Jenq
Patented Case View Patent ↗
Granted: Nov 29, 1994 Filed: Nov 12, 1992
Inventors
Ping-Wei Wang
Ching-Shi Jenq
Assignee (at issue)
Silicon Storage Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,369,609
App. No.
07/974,787
Filed
1992-11-12
Granted
1994-11-29
Kind
A