IP Library › Granted Patent US 5,475,634
Granted Patent Utility
US 5,475,634 · App. 08/309,040

Floating gate memory array with latches having improved immunity to write disturbance, and with storage latches

Inventors: Ping-Wei Wang, Ching-Shi Jeng
Patented Case View Patent ↗
Granted: Dec 12, 1995 Filed: Sep 20, 1994
Inventors
Ping-Wei Wang
Ching-Shi Jeng
Assignee (at issue)
Silicon Storage Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,475,634
App. No.
08/309,040
Filed
1994-09-20
Granted
1995-12-12
Kind
A