Structure capable of simultaneously testing redundant and non-redundant memory elements during stress testing of an integrated circuit memory device

Granted: Jun 25, 1996 Filed: Apr 29, 1994

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.