IP Library › Granted Patent US 5,532,621
Granted Patent Utility
US 5,532,621 · App. 08/360,056

Output buffer circuit, input buffer circuit and bi-directional buffer circuit for plural voltage systems

Inventors: Kenichiro Kobayashi, Hisaya Keida
Patented Case View Patent ↗
Granted: Jul 2, 1996 Filed: Dec 20, 1994
Inventors
Kenichiro Kobayashi
Hisaya Keida
Assignee (at issue)
Kawasaki Steel Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,532,621
App. No.
08/360,056
Filed
1994-12-20
Granted
1996-07-02
Kind
A