Multistage timing circuit having multiple counters in each timer for generating programmable duration output signals without any delay

Granted: Nov 19, 1996 Filed: Mar 22, 1996

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.