IP Library › Granted Patent US 5,578,938
Granted Patent Utility
US 5,578,938 · App. 08/494,493

Semiconductor integrated circuit having a clock skew test circuit

Inventor: Tetsuo Kazami
Patented Case View Patent ↗
Granted: Nov 26, 1996 Filed: Jun 26, 1995
Inventor
Tetsuo Kazami
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,578,938
App. No.
08/494,493
Filed
1995-06-26
Granted
1996-11-26
Kind
A