IP Library › Granted Patent US 5,610,790
Granted Patent Utility
US 5,610,790 · App. 08/376,163

Method and structure for providing ESD protection for silicon on insulator integrated circuits

Inventors: David R. Staab, Sheau-Suey Li
Patented Case View Patent ↗
Granted: Mar 11, 1997 Filed: Jan 20, 1995
Inventors
David R. Staab
Sheau-Suey Li
Assignee (at issue)
Xilinx, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,610,790
App. No.
08/376,163
Filed
1995-01-20
Granted
1997-03-11
Kind
A